Ericsson branded header with the slogan "A place for you. #TeamEricsson"
Ericsson Logo

Ericsson

Lead Engineer - ASIC Design

Posted 16 Days Ago
Be an Early Applicant
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Senior level
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Senior level
Lead a team of design engineers in delivering high-impact ASIC IP solutions, overseeing project alignment, and fostering innovation and cross-team collaboration.
The summary above was generated by AI
Grow With Us:
About this opportunity:
We are starting a new Silicon R&D center in Bangalore. Join our team as we pioneer the IPs that power the digital ASICs of tomorrow's mobile standards. Ericsson System on a Chip (SoC) devices are custom-made for mobile networks and spans across the Ericsson Radio System - RAN Compute, Radio and Transport - to enable communication service providers to surpass the expectations of their end-customers. At our state-of-the-art design centers, we don't just follow industry trends-we set them. By leveraging cutting-edge tools and methodologies, we lead innovation in the telecommunications sector. As a valued team member, you'll play a pivotal role in shaping the future of global connectivity, contributing to the advancement of 5G and 6G technologies.
As part of our global R&D organization, you'll collaborate with talented teams across Sweden, the US, and beyond. We are committed to fostering a collaborative and innovative work environment that encourages creativity and teamwork.
Leadership Opportunity: Take charge of delivering high-impact ASIC IP solutions, ensuring alignment with broader project goals and requirements.
Creative Freedom: Engage in an environment that champions innovation and critical thinking. You'll have the autonomy to explore advanced verification technologies alongside skilled experts.
Global Influence: Contribute to projects that transform industries, advance digital economies, and enhance global communication, bridging gaps between people, systems, and information worldwide.
Work-Life Balance: We prioritize the well-being of our team members, offering a balanced work-life environment to help you perform at your best without compromising your personal life.
Professional Growth: Engage in continuous learning opportunities, tackle exciting challenges, and collaborate with brilliant minds in a supportive and forward-thinking atmosphere.
An international work environment with opportunities for professional growth and development.
A collaborative and inclusive culture that values diversity and innovation.
What you will do
  • Lead a team of design engineers, providing mentorship and guidance to ensure efficient and reusable design practices and IP.
  • Collect and address, team status and metrics.
  • Own and oversee the breakdown of requirements into actionable tasks for IPs and subsystems, ensuring alignment with project objectives.
  • Review work done by the team, ensuring quality and adherence to design specifications.
  • Take responsibility for deliverables, prioritizing work to ensure successful completion on time.
  • Continuously enhance and optimize design methodologies and processes, facilitating innovation and efficiency.
  • Collaborate closely with IP System Architects and cross-functional teams to ensure requirements are effectively met.
  • Work closely with the verification lead to support review and refinement of verification plans.
  • Develop competence in the technical domain.
  • Foster cross-team collaboration to ensure seamless project delivery and integration.

You will bring
Required Qualifications:
  • Bachelor's degree in electrical or computer engineering.
  • 12+ years of industry experience in ASIC design.
  • Proven track record of leading IP development teams of 6+ engineers for a minimum of 2 years.
  • Experience in successful cross-team and international cross-site collaboration.
  • Proficiency in/with:
    • Understanding of ASIC technology, design environments, and methodologies.
    • IP development from concept (High-level Spec) to Micro-architecture, RTL creation and sign-off with SystemVerilog
    • Understanding of Synthesis and Timing concepts.
    • RTL static sign-off tools such as SpyGlass.
    • Scripting languages like TCL, Python, or similar.
    • AMBA-based IP development using AXI and CHI.
    • SystemVerilog Assertions.
  • Demonstrated micro-architecture experience on industry-standard protocol(s)
  • Knowledge of Design for Test methodologies.

Additional Requirements:
  • Experience with Cadence and Synopsys front-end and middle-end design suites.
  • Team-oriented, prioritizing team success within the team, across teams, and across sites over individual results. Specifically, experienced at communicating and meeting expectations within and across teams in an agile environment.
  • High attention to detail and commitment to quality.
  • Strong focus on meeting project deadlines and deliverables.
  • Proficient in English, with strong communication skills.

Preferred Skills:
  • Understanding of radio access systems and their components. Modelling in MATLAB is a plus.
  • Working knowledge of systems for continuous integration (e.g., Jenkins), simulation and analysis environments (e.g., Simscope), issue-tracking (e.g., Jira).
  • Experience designing one or more of the following hardware domains:
    • ARM-based embedded microcontroller systems including their control and interface peripherals. (Ethernet, USB, CPRI).
    • Wireless infrastructure specific protocols and interfaces and protocols.
    • Implementation of hardware-based digital signal processing systems (filters, adaptation, knowledge of CFR, DPD, Digital up-conversion and down-conversion chains etc.)
    • Low-power design, including specifying power intent using UPF or similar standards.

*
"All academic credentials must be from recognized and accredited institutions and are further subject to verification."
Why join Ericsson?
At Ericsson, you'll have an outstanding opportunity. The chance to use your skills and imagination to push the boundaries of what's possible. To build solutions never seen before to some of the world's toughest problems. You'll be challenged, but you won't be alone. You'll be joining a team of diverse innovators, all driven to go beyond the status quo to craft what comes next.
What happens once you apply?
Click Here to find all you need to know about what our typical hiring process looks like.
Encouraging a diverse and inclusive organization is core to our values at Ericsson, that's why we champion it in everything we do. We truly believe that by collaborating with people with different experiences we drive innovation, which is essential for our future growth. We encourage people from all backgrounds to apply and realize their full potential as part of our Ericsson team. Ericsson is proud to be an Equal Opportunity Employer. learn more.
Primary country and city: India (IN) || Bangalore
Req ID: 766876

Ericsson Bengaluru, Karnataka, IND Office

Ericsson Bengaluru Hub Office

Major tech campus on the Outer Ring Road with offices, food courts and services inside the park. Close to key residential areas, though busy, it’s central to Bengaluru’s tech ecosystem.

Similar Jobs at Ericsson

7 Hours Ago
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Senior level
Senior level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
The Senior Test Engineer is responsible for designing, executing test cases, managing defect tracking, and supporting QA testing in Agile environments for Cloud Native Functions.
Top Skills: Hp-QcJIRAKubernetesLinux
7 Hours Ago
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Senior level
Senior level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
Own physical-aware synthesis and constraint development for high-performance, low-power SoC designs. Execute floorplan-driven synthesis, integrate synthesis with P&R, optimize netlists for QoR, run STA (PrimeTime), manage library inputs (Liberty, LEF, UPF/CPF), perform equivalence checks, and drive tape-out readiness while collaborating with RTL, P&R, and DFT teams.
Top Skills: BistBoundary Scan)CpfDefDesign CompilerDft (ScanFormalityFusion CompilerLefLiberty (.Lib)Place-And-Route (P&R)PtpxPythonSdcSynopsys PrimetimeTclUpf
7 Hours Ago
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Mid level
Mid level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
The role involves ASIC top-level verification, including testcase development, running simulations, debugging RTL designs, and defining verification strategies.
Top Skills: ArmAsicCCpriEda ToolsEthernetPcieSystemcSystemverilogTlmVhdl

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account