Translate logical circuit designs into optimized physical layouts, performing placement, routing, clock tree synthesis, and timing closure. Collaborate with timing and verification teams, ensure DFM/DRC compliance, lead design reviews, mentor juniors, and drive methodology improvements through tape-out readiness.
Project Role : Physical Design Engineer
Project Role Description : Translate logical circuit designs into a physical layout, optimizing for area, power, and timing. Perform placement, routing, and clock tree synthesis, ensuring the design meets timing and manufacturing constraints. Work closely with timing and verification teams to resolve any physical design issues before tape-out.
Must have skills : Physical Design
Good to have skills : NA
Minimum 7.5 year(s) of experience is required
Educational Qualification : 15 years full time education
Summary:
As a Physical Design Engineer, a typical day involves transforming logical circuit schematics into detailed physical layouts while focusing on optimizing space, power consumption, and timing performance. The role requires meticulous attention to placement and routing of components, as well as synthesizing clock trees to ensure the design adheres to strict timing and manufacturing requirements. Collaboration with timing and verification teams is essential to identify and resolve any physical design challenges prior to the final tape-out stage, ensuring the integrity and manufacturability of the design.
Roles & Responsibilities:
- Expected to be an SME, collaborate and manage the team to perform.
- Responsible for team decisions.
- Engage with multiple teams and contribute on key decisions.
- Provide solutions to problems for their immediate team and across multiple teams.
- Lead the coordination of design reviews and ensure alignment with project milestones.
- Mentor junior engineers to enhance their understanding of physical design processes.
- Drive continuous improvement initiatives to optimize design methodologies and workflows.
Professional & Technical Skills:
- Must To Have Skills: Proficiency in Physical Design.
- Strong knowledge of placement and routing techniques to optimize chip area and performance.
- Experience with clock tree synthesis and timing closure methodologies.
- Ability to analyze and resolve physical design issues in collaboration with cross-functional teams.
- Familiarity with design for manufacturability and design rule checks to ensure compliance with fabrication constraints.
Additional Information:
- The candidate should have minimum 8 years of experience in Physical Design.
- This position is based at our BDC6F - SEZ office.
- A 15 years full time education is required.
15 years full time education
Project Role Description : Translate logical circuit designs into a physical layout, optimizing for area, power, and timing. Perform placement, routing, and clock tree synthesis, ensuring the design meets timing and manufacturing constraints. Work closely with timing and verification teams to resolve any physical design issues before tape-out.
Must have skills : Physical Design
Good to have skills : NA
Minimum 7.5 year(s) of experience is required
Educational Qualification : 15 years full time education
Summary:
As a Physical Design Engineer, a typical day involves transforming logical circuit schematics into detailed physical layouts while focusing on optimizing space, power consumption, and timing performance. The role requires meticulous attention to placement and routing of components, as well as synthesizing clock trees to ensure the design adheres to strict timing and manufacturing requirements. Collaboration with timing and verification teams is essential to identify and resolve any physical design challenges prior to the final tape-out stage, ensuring the integrity and manufacturability of the design.
Roles & Responsibilities:
- Expected to be an SME, collaborate and manage the team to perform.
- Responsible for team decisions.
- Engage with multiple teams and contribute on key decisions.
- Provide solutions to problems for their immediate team and across multiple teams.
- Lead the coordination of design reviews and ensure alignment with project milestones.
- Mentor junior engineers to enhance their understanding of physical design processes.
- Drive continuous improvement initiatives to optimize design methodologies and workflows.
Professional & Technical Skills:
- Must To Have Skills: Proficiency in Physical Design.
- Strong knowledge of placement and routing techniques to optimize chip area and performance.
- Experience with clock tree synthesis and timing closure methodologies.
- Ability to analyze and resolve physical design issues in collaboration with cross-functional teams.
- Familiarity with design for manufacturability and design rule checks to ensure compliance with fabrication constraints.
Additional Information:
- The candidate should have minimum 8 years of experience in Physical Design.
- This position is based at our BDC6F - SEZ office.
- A 15 years full time education is required.
15 years full time education
About Accenture
Accenture is a leading global professional services company that helps the world’s leading businesses, governments and other organizations build their digital core, optimize their operations, accelerate revenue growth and enhance citizen services—creating tangible value at speed and scale. We are a talent- and innovation-led company with approximately 791,000 people serving clients in more than 120 countries. Technology is at the core of change today, and we are one of the world’s leaders in helping drive that change, with strong ecosystem relationships. We combine our strength in technology and leadership in cloud, data and AI with unmatched industry experience, functional expertise and global delivery capability. Our broad range of services, solutions and assets across Strategy & Consulting, Technology, Operations, Industry X and Song, together with our culture of shared success and commitment to creating 360° value, enable us to help our clients reinvent and build trusted, lasting relationships. We measure our success by the 360° value we create for our clients, each other, our shareholders, partners and communities.Visit us at www.accenture.com
Equal Employment Opportunity Statement
We believe that no one should be discriminated against because of their differences. All employment decisions shall be made without regard to age, race, creed, color, religion, sex, national origin, ancestry, disability status, military veteran status, sexual orientation, gender identity or expression, genetic information, marital status, citizenship status or any other basis as protected by applicable law. Our rich diversity makes us more innovative, more competitive, and more creative, which helps us better serve our clients and our communities.
Accenture Karnataka, IND Office
India
Accenture Karnataka, IND Office
India
Accenture Adugodi, Karnataka, IND Office
Adugodi, India
Accenture Bengaluru, Karnataka, IND Office
SEZ, Divyashree Techno Park 36/2, K R Puram, Hobli, Kundalahalli, Whitefield, Bengaluru, Karnataka, India, 560066
Similar Jobs
Artificial Intelligence • Semiconductor
Design and deliver signoff-quality silicon layouts for leading-edge AI chips using state-of-the-art EDA tools and in-house flows. Responsibilities include floorplanning, synthesis, place-and-route, timing closure, physical verification, flow/tool enhancement, debugging complex issues, and cross-team collaboration with architecture, packaging, and foundry partners.
Top Skills:
2Nm3Nm7NmClock CtsCowosDesign For TestDrcEda ToolsErcEthernetFloorplanningGdsiiHbmLogical EquivalenceLpddrLvsMemoriesPad RingsPciePlace And RoutePower IntegrityPythonStd Cell LibrariesSynthesisTclTiming AnalysisTsmcUcie
Artificial Intelligence • Hardware • Automation • Manufacturing
Lead SoC execution from specification to silicon, define product and technology roadmaps, architect complex SoCs (NoC, memory, power, micro-architecture), select IP and foundry nodes, drive PPA optimization, govern silicon sign-off (synthesis, DFT, timing closure, tape-out), and coordinate cross-functional teams including design, verification, power, and silicon validation.
Top Skills:
DftFoundry Process NodeIpMemory HierarchiesMicroarchitectureNocPhysical DesignPower ManagementRtlSilicon ValidationSocSynthesisTape-OutTiming Closure
Artificial Intelligence • HR Tech • Professional Services • Software
Lead end-to-end VLSI physical implementation from netlist to GDSII using Cadence Innovus. Perform floorplanning, power planning, placement, CTS, routing, STA-driven timing closure, congestion and power optimization, debug implementation issues, collaborate with RTL/synthesis/verification teams, and support physical sign-off and flow automation.
Top Skills:
Cadence InnovusEmirGdsiiIr-Drop AnalysisMulti-Mode Multi-Corner (Mmmc)PythonShellStatic Timing Analysis (Sta)Tcl
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
