Own end-to-end physical design and implementation flows from RTL to GDS for high-performance, low-power semiconductor and SoC designs. Responsibilities include synthesis, floorplanning, place and route, clock-tree synthesis, timing and power closure, EM/IR analysis, physical verification, DRC/LVS, methodology development, automation, and collaboration with microarchitecture teams to optimize power, performance, and area.
Baya Systems is inspired by the baya bird, also known as the weaver. Baya birds weave very unique and intricate hanging nests from different materials. The nests are robust and safe while being extremely lightweight and efficient.
Baya is a fast-moving Series B startup built by serial entrepreneurs with a vision to accelerate intelligent computing in the emerging chiplet era. We focus on software-driven, unified fabric solutions for single-die and multi-die systems. We design and license disruptive intellectual property for use in semiconductor chips, with software development platforms to simplify the design process and reduce the time to market for complex System-on-Chip (SoC) and multi-chiplet systems. This enables our partners to innovate and deliver compelling solutions for data center, infrastructure, AI, Automotive, and Edge IoT markets. We are looking for energetic and dedicated individuals share our passion for enabling innovation and excellence in the semiconductor industry that empowers game-changing products and services!
Job Title: Physical Design Engineer
Location: Bengaluru, India
About the role: We are seeking a seasoned Physical Design Engineer with a strong background in all aspects of Physical Design and Implementation flows. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutions
Responsibilities:
Own RTL to GDS physical implementation flows for synthesis, floor-planning, place and route, clock tree synthesis, timing & power closure, EM/IR, PDV and final PD sign off
Own physical design & implementation of high-performance designs from block level to system level components
Deep collaboration with Micro-architects to explore performance, power and area trade-offs for high performance and low power designs
Physical implementation feasibility studies and design recommendations for best PPA
Develop methodologies and recipes for various stages of physical implementation
Perform various physical design validation (PDV) flows for Timing, Power, EM/IR, etc. to ensure physical design quality
Perform design rule checking (DRC), (LVS) checks, and other physical verification tasks
Qualifications:
BS, MS in Electrical Engineering or Computer Engineering or related degree
Experience in all aspects of physical design including synthesis, floor planning, place & route, timing & power closure, EM/IR, physical design validation, etc
Experience with synthesis, place & route, static timing analysis and PDV tools
Experience in implementing clock trees and power grids
Experience with scripting for physical design flow automation
Experience with Synopsys Design Compiler, Prime Time, ICC, Fusion Compiler etc.
Good knowledge of high-performance and low-power microarchitecture and logic design principles
Understanding of modern (sub 7nm) sub-micron technology nodes and device physics
Basic knowledge of System/SoC Architecture and System Verilog RTL coding
Strong communication and collaboration skills
Compensation:
- Salary commensurate with experience
- Performance incentives
- Comprehensive medical, dental, and vision benefits
- 401(k) retirement plan
- Equity
Baya Systems Bengaluru East, Karnataka, IND Office
Pattandur Agrahara Road, Brigade Tech Park, Bengaluru East, Karnataka, India, 560066
Similar Jobs
5 Days Ago
Cloud • Information Technology • Internet of Things • Professional Services • Software
Designs and optimizes advanced networking ASICs through the complete RTL-to-GDS physical implementation flow. Responsibilities include hierarchical floorplanning, placement and routing, clock and power distribution, timing closure, power integrity, static timing verification, physical verification, equivalence checks, and die-size optimization. Develops STA automation and CAD methodologies, supports multi-mode multi-corner signoff, implements timing ECOs, evaluates tools and flows, and drives physical design convergence for large, advanced-node designs.
Top Skills:
AsicCad MethodologyClock Tree Synthesis (Cts)Equivalence CheckingFloorplanningMulti-Mode Multi-Corner AnalysisPhysical DesignPhysical VerificationPlace And RoutePower Integrity AnalysisPrimetimeRtl-To-GdsStatic Timing Analysis (Sta)Timing ClosureTweaker
Artificial Intelligence • Cloud • Information Technology • Software
Develop, deploy, and optimize RTL-to-GDS physical design automation flows using Cadence Innovus. Lead floorplanning, placement, clock-tree synthesis, routing, timing closure, static timing analysis, and physical verification for advanced process nodes. Create Tcl automation, evaluate Innovus and Fusion Compiler methodologies, support test chips and foundry IP, and collaborate with design teams, customers, CAD organizations, and EDA vendors. Drive block-level closure, top-level integration, process-node bring-up, and tape-out readiness.
Top Skills:
Automatic Place And Route (Apr)Cadence Innovus Implementation SystemCadence TempusCmosDrcLvsMmmcPlace And Route (Pnr)Rtl-To-GdsSdcSemiconductor Process TechnologyStatic Timing Analysis (Sta)Synopsys Fusion CompilerTclVlsi
Artificial Intelligence • Machine Learning • Semiconductor • Design
Leads ASIC physical design activities for advanced-node silicon products, including floorplanning, placement, routing, clock tree synthesis, timing and signal-integrity closure, physical verification, ECOs, and IR-drop analysis. Provides technical guidance and mentoring, leads physical design engineers, owns block closure, interfaces with front-end ASIC teams, and applies low-power techniques such as voltage islands, power gating, and substrate biasing. Requires expertise with Cadence or Synopsys tools, PrimeTime, Perl, and Tcl.
Top Skills:
Antenna ChecksAsic Physical DesignCadenceCircuit DesignClock Tree SynthesisDrcEcoFloorplanningIr Drop AnalysisLogic DesignLvsPartitioningPerlPhysical VerificationPlacementPnrPower GatingPrimetimePrimetime-SiRtl DesignScan-Chain ReorderingSi-Aware RoutingSignal IntegritySubstrate BiasSynopsysTclTiming AnalysisTiming ClosureVoltage Islands
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
