Join a startup as a Physical Design Engineer, focusing on RTL-to-GDSII implementation, performance optimization, and AI-driven automation.
EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.
Physical Design Engineer (2-4 Years Experience)
We are looking for a high-caliber Physical Design Engineer to join our fast-paced startup team. This role is designed for "top 1%" talent—engineers from tier-1 universities (IIT/NIT/BITS or equivalent) who possess a relentless "go-getter" attitude and the critical thinking skills required to solve complex, next-generation silicon challenges.
If you are eager to move beyond standard digital flows into the future of AI-driven automation, this is your playground.
Key Responsibilities
- End-to-End Ownership: Drive RTL-to-GDSII implementation, including floorplanning, placement, CTS, routing, and physical verification (LVS/DRC/ERC).
- Performance Optimization: Execute high-performance design closure focusing on PPA (Power, Performance, Area) targets in advanced process nodes ( 3nm or below)
- Static Timing Analysis (STA): Perform comprehensive timing closure, including signal integrity, crosstalk analysis, and CPPR (Common Path Pessimism Removal) optimization.
- Power Integrity: Conduct IR-drop analysis (Static/Dynamic) and EM (Electromigration) checks to ensure robust power delivery.
- Innovation: Develop and integrate AI/ML-based automation scripts to optimize the physical design flow and reduce turnaround time.
Qualifications & Requirements
- Education: B.Tech/M.Tech in Electrical/Electronics Engineering from a Top Tier University.
- Experience: 2–4 years of hands-on experience in Physical Design within the semiconductor industry.
- Tool Expertise: Expert-level proficiency in industry-standard tools (Preferred Innovus).
- Technical Depth: Strong understanding of multi-corner multi-mode (MCMM) closure, low-power design techniques (UPF/CPF), and physical verification.
- Mindset: A proven "go-getter" who is diligent, detail-oriented, and capable of taking complete ownership of blocks under tight deadlines.
- The "Plus": Proficiency in Python/Tcl and experience using AI/ML models for EDA tool automation or predictive PPA analysis.
- Location: Bangalore
Similar Jobs
Artificial Intelligence • Semiconductor
Develops physical designs for next-generation AI semiconductors, delivering signoff-quality chip layouts at advanced process nodes. Responsibilities include floorplanning, synthesis, placement and routing, clock-tree synthesis, timing analysis, logical equivalence, physical verification, flow enhancement, scripting, debugging, and PPA optimization. The engineer collaborates with RTL, verification, DFT, architecture, packaging, product engineering, foundries, and external support teams.
Top Skills:
7Nm Semiconductor TechnologyCowosElectronic Design Automation (Eda)GdsiiHbmLpddrPciePythonTclTsmcUcie
Software
Drive end-to-end physical design implementation for advanced processor IP, including synthesis, floorplanning, place and route, and signoff. Partner with architecture and RTL teams to optimize timing, power, performance, and area. Diagnose congestion, timing violations, and IR drop; contribute to methodology and automation; lead complex implementation efforts; and mentor junior engineers. The role requires advanced-node tape-out experience and expertise with Synopsys or Cadence physical design and signoff tools.
Top Skills:
Cadence InnovusCadence TempusEdaFloorplanningPhysical Design SignoffPlace And RoutePower-Performance-Area OptimizationRisc-VRtlSynopsys Fusion CompilerSynopsys PrimetimeSynthesisTiming Closure
Software
Execute and optimize RTL-to-GDS implementation for high-performance CPU core blocks. Own block-level implementation from synthesis through GDS sign-off, drive timing, power, and area closure, use ML-based design exploration, troubleshoot implementation flows, collaborate with IP and core engineering teams, and develop Tcl/Python automation for repeatable physical design results.
Top Skills:
CtsDso.AiFinfetGaafetIcc2N2N3N5PrimetimePythonRisc-VRtl-To-GdsStarrcSynopsys Fusion CompilerTcl
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
