System Canada Technologies Logo

System Canada Technologies

Physical Design Engineer

Posted 4 Hours Ago
Be an Early Applicant
In-Office
Irvine, CA
Mid level
In-Office
Irvine, CA
Mid level
Perform full-chip and block-level physical design from netlist handoff to GDS tapeout: floorplanning, place-and-route, CTS, timing closure, physical verification, IR/crosstalk/EM analysis, automation via TCL/Perl, and collaborate with logic designers on complex SoCs using low-power techniques.
The summary above was generated by AI
Company Description

SCT resources have a broad range of skills in different technologies. The large skill-set has been made possible by a conscious focus on strengthening our skills base. Every person selected for our team brings something new, something that adds to our offerings. We learn continuously, both on the job and through formal training programs.

Job Description

Job Description:

Physical design implementation at block or top level, low power techniques and timing closure


Job Duties Include:

- Will own all parts of the physical design process from netlist handoff to tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Verify effects of crosstalk, IR drop and electromigration

- Very comfortable writing scripts in TCL and Perl to achieve higher performance and productivity through automation

- Work very closely with logic designers, who are members of this same group, to build complex SOC's


Job Requirements:

- BSEE with 6+ (or MSEE with 3+) years related experience;

- Physical design knowledge, from netlist handoff to GDS tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Experience with 45nm or 28nm technology

- Experience with low power techniques

- Experience with TCL and Perl

- Excellent communication and presentation skills

- Well organized, methodical and detail oriented

Similar Jobs

19 Days Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The SoC Physical Design Engineer will manage SoC block implementations, ensure timing closure, integrate IPs, and conduct physical signoff while driving design optimization.
Top Skills: Cadence InnovusCadence TempusPerlPythonShellSiemens CalibreSynopsys Icc2Synopsys PrimetimeTcl
7 Hours Ago
In-Office
Senior level
Senior level
Information Technology • Professional Services • Consulting
Design and implement GPU physical design including floorplanning, power/clock distribution, P&R, timing closure, power/noise analysis, RC extraction, and back-end verification; develop CAD/physical design flows and tools.
Top Skills: CC++Cadence ConformalDesign CompilerMakeMrvPerlPlace And RoutePower/Clock DistributionPrimetimeRc ExtractionSchemeSkillStatic Timing AnalysisSynopsys Eda ToolsSynopsys IcciiSystemverilogTcl
7 Days Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Develop methodologies, models, and flows for advanced process design rules and validate them via silicon. Support IP and SoC teams with APR, signoff, and PPA optimization. Diagnose prototype issues, run experiments to ensure yield and reliability, and communicate process requirements to design teams.
Top Skills: CadenceEdaGdsPlace And Route (Apr)PpaRtlSignoffSynopsys

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account