Alphawave IP, Inc. Logo

Alphawave IP, Inc.

Principal Engineer - ASIC Design

Job Posted 2 Days Ago Posted 2 Days Ago
Be an Early Applicant
Bangalore, Bengaluru, Karnataka
Expert/Leader
Bangalore, Bengaluru, Karnataka
Expert/Leader
The Principal Engineer will oversee chiplet architecture and design, focusing on RTL design, microarchitecture documentation, and hardware quality checks throughout the ASIC development cycle.
The summary above was generated by AI

The Opportunity

We're looking for the Wavemakers of tomorrow.

Alphawave Semi enables tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage, artificial intelligence, 5G wireless infrastructure, and autonomous vehicles. Customers partner with us for mission-critical data communication, our innovative technologies, and our proven track record. Together, we enable the next generation of digital technology.

Alphawave Semi is expanding its team in Chiplet Architecture and Design! We are looking for experienced RTL Design Engineers to contribute to our next generation Chiplet designs. This is an incredible opportunity to be part of the AI revolution and contribute to the complete ASIC development cycle, from concept to product.

As an RTL Design Engineer, you will work in SoC design and SOC-Subsystem design. You will be responsible for microarchitecture/RTL coding of the SOC/subsystems and create microarchitecture documents. You will work with verification teams on achieving the code & functional coverage. You will work with Physical design team to meet area, power and performance goals. You will support physical design teams, verification teams, software teams and FPGA teams to ensure high quality SoC and ensure successful tapeout.

What You'll Do:

  • Micro architect and RTL Design of SoC SubSystem/IP blocks

  • Will develop UPF and run CLP checks

  • Will be responsible for RTL quality checks - Lint/CDC/LEC

  • Create appropriate documentation for hardware blocks.

  • Responsible for analyse / debug / fixing issues reported by verification team

  • Will develop the synthesis constraints for the blocks / subsystem

  • Work with SOC Architect/Leads to integrate the design, review/sign-off verification plan, DFT and PD implementation

What You'll Need:

  • Education: Bachelor's or master's degree in electrical or Electronics and Communication or Computer Science Engineering.

  • Experience: 14+ years of proven experience in SoC architecture, development, and full-chip design for multi-million gate SoCs.

Expertise:

  • Strong understanding of the design convergence cycle, including architecture, micro-architecture, verification, synthesis and timing closure.

  • Expertise in managing IP dependencies, as well as planning and tracking front-end design tasks.

  • Ability to drive project milestones across design, verification, and physical implementation phases.

  • Experience in CPU, high-speed serial interfaces, or coherence/noncoherent NOC domains is highly desirable.

Skills:

  • Excellent communication and interpersonal skills.

  • Ability to collaborate in a fast-paced, product-oriented, and distributed team environment.

Minimum Qualifications:

  • SoC Design Experience: Minimum 14+ years of hands-on experience in SoC design.

  • Architecture Development: Ability to develop architecture and micro-architecture based on specifications.

  • Bus Protocols & Peripherals: Strong knowledge of bus protocols such as AHB, AXI, and peripherals like PCIe, USB, Ethernet, etc.

  • Memory Controllers & Microprocessors: Experience with memory controller designs and microprocessors is an advantage.

  • Chip IO Design: Knowledge of chip IO design and packaging is beneficial.

  • Test Plans & Verification: Proficient in reviewing high-level test plans and coverage metrics.

  • Synthesis & Formal Verification: Expertise in Design Compiler Synthesis and formal verification using LEC.

  • Timing Closure: Comprehensive understanding of timing closure is mandatory.

  • Post-Silicon Debug: Experience in post-silicon bring-up and debugging.

  • Decision Making: Ability to make effective decisions under incomplete information.

  • Communication & Leadership: Strong leadership and communication skills to ensure effective program execution.

"Hybrid work environment"

As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:

  • Great compensation package

  • Restricted Stock Units (RSUs)

  • Hybrid Working Model

  • Provisions to pursue advanced education from Premium Institute, eLearning content providers

  • Medical Insurance and a cohort of Wellness Benefits

  • Educational Assistance

  • Advance Loan Assistance

  • Office lunch & Snacks Facility

Equal Employment Opportunity Statement

Alphawave Semi is an equal opportunity employer, welcoming all applicants regardless of age, gender, race, disability, or other protected characteristics. We value diversity and provide accommodations during the recruitment process.

Top Skills

Ahb
Axi
Cdc
Design Compiler
Ethernet
Lec
Lint
Pcie
Rtl
Soc
Upf
Usb

Similar Jobs

12 Days Ago
Bangalore, Bengaluru, Karnataka, IND
Senior level
Senior level
Semiconductor
The Principal Engineer will define architectures, drive SoC specification writing, implement RTL coding, and guide cross-functional teams on design and verification for complex SoCs.
Top Skills: Asic Design FlowEthernetPerlPythonShellSystem VerilogVerilog
18 Days Ago
Bangalore, Bengaluru, Karnataka, IND
Senior level
Senior level
Software • Automation
Infinera seeks a Principal ASIC Design Engineer for designing, specifying, and verifying ASICs and subsystems for advanced networking solutions, leading design teams, and collaborating across functions.
Top Skills: Asic DesignRtl CodingStatic Timing AnalysisSynthesizingVerification
18 Days Ago
Bangalore, Bengaluru, Karnataka, IND
Senior level
Senior level
Semiconductor
The Principal Engineer will define subsystem architecture, conduct design reviews, implement RTL coding, and mentor junior team members in ASIC design.
Top Skills: Arm CpuAsic DesignEthernetPerlPythonShellSystem VerilogVerilog

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account