Lattice Semiconductor Logo

Lattice Semiconductor

Senior Design Verification Engineer

Posted 5 Days Ago
Be an Early Applicant
In-Office
Hyderabad, Telangana
Senior level
In-Office
Hyderabad, Telangana
Senior level
Define design-verification scope and strategy, create test plans from specs, design and implement constrained-random SystemVerilog/UVM testbenches, code and run tests, debug issues, and analyze/collapse results to closure.
The summary above was generated by AI
Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description:

Responsibilities:

  • Draft DV scope, strategy & feasibility in response to marketing requirements
  • Develop test plans based on Design Specifications
  • Design & Implement constrained-random testbenches & metrics
  • Code & Execute tests, Debug encountered issues
  • Collate & Analyze test results to closure

Requirements:

  • BS or MS in Computer/Electronics/Electrical Engineering with a minimum of 5 years of relevant design verification experience.
  • Good communication, collaboration & documentation skills.
  • Good grasp of & Hands-on experience with SystemVerilog/UVM, with solid understanding of different available SV/UVM constructs. Experience with languages like Python, make, C, C++ is an advantage.
  • Good analysis & debugging skills. Understanding of HDL & FPGA concepts is an advantage.
  • Experience with industry standard digital design simulators & debugging tools. Experience with Siemens EDA tools specifically is an advantage. Experience with Perforce, Git, Jenkins, & generative AI is also an advantage.
  • Experience in the following technology areas is an advantage: Cryptography, Security, AMBA protocols, SPI, I2C/I3C

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

India

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry.  Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry. 


Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions.  Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win.  For more information about how our FPGA, CPLD and programmable power management  devices help our customers unlock their innovation, visit 
www.latticesemi.com.  You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.  Applications are welcome from all qualified candidates.

 

Similar Jobs

Yesterday
In-Office or Remote
2 Locations
Senior level
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead verification of complex CPU/SoC IP: plan verification, build constrained-random UVM/SystemVerilog or C/C++ test environments, use SVA/formal tools, debug RTL (Verilog) in simulation/emulation, develop tests and coverage, and close verification gaps to meet tape-out requirements.
Top Skills: CC++DdrEmulationEthernetFormal Verification ToolsPciePerlPythonSimulationSvaSystemverilogUvmVerilog
9 Days Ago
In-Office or Remote
India
Senior level
Senior level
Artificial Intelligence • Hardware • Automation • Manufacturing
Lead verification strategy and execution for complex digital and mixed-signal designs. Architect UVM/SystemVerilog environments, develop advanced test benches, define coverage metrics, lead debug and post-silicon validation, mentor junior engineers, and drive methodology improvements while collaborating with design teams and customers.
Top Skills: PerlPythonSystemverilogTclUvm
Senior level
Artificial Intelligence • Internet of Things • Machine Learning
Responsible for verification tasks including creating test cases and test benches using UVM methodology, coordinating with cross-functional teams for full coverage verification.
Top Skills: LinuxPerlPythonSystem VerilogUnixUvm

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account