The Senior DFT Engineer will drive DFT flows for digital designs, work with RTL and PNR teams, and ensure testability and coverage. Responsibilities include defining DFT strategies, creating test vectors, verifying designs, and collaborating across teams while optimizing test processes.
We are looking for an experienced DFT engineer, who is capable of driving the required DFT flows for our digital designs. The ability to work closely with rtl and pnr design team to drive testability is a key feature of this role!
Qualifications
- Hands-on expertise with commercial test generation tools for large complex designs
- Strong fundamental knowledge of DFT techniques include JTAG, ATPG, test pattern translation, yield learning, logic diagnosis, scan compression, IEEE 1500 Standard, MBIST and LBIST
- Experience generating test patterns and analyzing and debugging test failures
- Experience with RTL simulation, synthesis and back end implementation flows
- Experience defining and implementing stuck-at and at-speed techniques
- Experience running test compression flow
- Experience trading off test options with product performance and schedule requirements
- Experience creating and releasing full test programs for device screening
- Test optimization
- Resolve design and flow issues related to DFT, identify potential solutions, and drive execution
Education and Experience
- B.E./B.Tech./M.E./M.Tech in VLSI
- Minimum of 5 years of working experience in DFT flow of a product company.
- Strong fundamentals in digital ASIC design, experience with ASIC test, DFT, and debug
Detailed Responsibilities and Skills
- Define DFT strategy and methodologies
- Define test structures, debug structures, test plans
- Create test vectors, simulate in various modes
- Collaborate with physical design team to close requirements
- Validate DFT requirements are being met
- Work with designers to increase test coverage, debug observability and flexibility
- Verify post-PD designs meet DFT requirements
- Knowledge of full DFT flow (test structure insertion, pattern generation, simulation )
- Hands-on experience with Cadence Genus, Modus tools,
- Should have good understanding of Verilog/VHDL
- Exposure to low power techniques
- Knowledge of TCL and Python scripting is a must
We are looking for trailblazers ...
We strongly believe that the pace of the ongoing hardware revolution will be greatly accelerated by Omni Design’s IP cores and the rapidly emerging semiconductor embedded design business ecosystem.
At Omni Design, we have created an exciting environment with amazing talent across multiple disciplines. We like self-motivated individuals, we encourage initiative, we look for leadership qualities, we value teamwork, we like diversity, and we reward excellence. We are looking for trailblazers to bring Omni Design’s vision to fruition.
If you are interested in making an impact as part of a young, fast growing, cutting edge technology company, please reach out to us.
Omni Design is an equal opportunity employer. We offer excellent compensation. We seek individuals that share our high standards and commitment to excellence.
Similar Jobs
Artificial Intelligence • Hardware • Automation • Manufacturing
Define and optimize DFT architecture (scan, compression, MBIST, JTAG), implement SCAN/MBIST insertion and ATPG flows, support post-silicon bring-up and failure analysis, collaborate with physical design and product/test teams, and mentor new team members on DFT methodology and flows.
Top Skills:
AteAtpgBoundary ScanBscanCadence GenusCadence TempusCpfEdtHdlJtagLbistMbistOccPerlPythonScanSsnTclTessent DftUpf
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Define and implement SoC DFT architecture and drive end-to-end DFT implementation. Develop scan insertion, ATPG pattern generation, MBIST/LBIST, and perform RTL/gate-level DFT verification. Support silicon bring-up, ATE debug, production test qualification, optimize test coverage/patterns, and collaborate with design, physical, verification, and test teams to ensure timing closure and testability.
Top Skills:
AteAtpgBoundary ScanCadence ModusCpfJtagLbistMbistRtlScanSiemens TessentSocSynopsys TestmaxSynopsys TetramaxSystemverilogTest CompressionUpfVerilog
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Lead silicon characterization and correlation for processor designs. Generate ATPG patterns, run RTL and gate-level verification, diagnose failures to map root causes, improve RAM test methods, and develop DFT-based methodologies to reduce mis-correlation between silicon and pre-silicon models.
Top Skills:
AtpgBistDftFault ModelsFault SimulationGate-Level SimulationMakeOn-Chip Scan CompressionPerlPythonRamRtlScanStaTclTessentVcs
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
