The Senior Digital Design Engineer will design, verify, and validate digital architecture for automotive and space applications, focusing on RTL and FPGA.
Omni Design is working on exciting solutions and chips for next generation automotive and space applications and looking for talented and capable engineers.
The Senior Design Engineer will be responsible for the RTL and FPGA design and verification of the various modules for the next generation digital architecture for ODT Wireless Group
Roles and Responsibilities
- Work with architecture, physical design, and design teams to implement the digital blocks.
- Analyze performance, power and area tradeoffs, and make implementation choices.
- Implement test strategy and BIST features
- Implement, verify, and validate the design an FPGA platform.
- Once validated, lead the efforts to design and verify the design in silicon.
- Generate test vectors
- Is in tune with industry trends and contributes to consistent roadmap decisions.
Experience and Qualifications
- BSEE Required, MSEE Preferred
- 4+ years of experience in the area of RTL design and verification of silicon
- Experience with one of USB 3.0, DisplayPort, PCIe, or SATA based silicon designs
- Strong analytical problem solving, and attention to details
- Knowledge of wireless, mobile, and storage domains
- Expertise in Verilog/System Verilog, C/C++/SystemC, UVM, Scripting languages like Perl/Python, etc.
- Excellent technical documentation skills
- Excellent written and verbal communication skills
- Excellent interpersonal skills, self-motivated, self-starter
Similar Jobs
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Performs block and chip-level RTL verification for DRAM and emerging memory designs. Develops SV-UVM testbenches, test vectors, directed and constrained-random tests, and regression suites. Analyzes failures, debugs RTL and verification environments, closes functional and code coverage, identifies verification gaps, and supports tapeout readiness. Collaborates with design and international engineering teams, communicates risks and status, and uses scripting and approved AI tools to improve verification workflows.
Top Skills:
DramPerlPythonRtlSimvisionSv-UvmSystemverilogUvmVerdiVerisiumVirtuosoXcelium
Hardware • Semiconductor • Manufacturing
Designs high-speed mixed-signal communication circuits and digital circuits interfacing with analog circuitry. Responsibilities include RTL coding, simulation, synthesis, timing closure, verification, evaluation, and debugging at circuit and behavioral levels. The engineer also develops test methods, specifications, application materials, data sheets, and demo boards; solves complex technical problems; and collaborates with analog and digital design teams.
Top Skills:
Digital Logic DesignMixed-Signal Ic DesignRtlSimulationSynthesisSystemverilogTiming ClosureVerilog
Artificial Intelligence • Hardware • Automation • Manufacturing
Leads block-level digital design and verification for complex automotive networking subsystems. Responsibilities include architecting and implementing RTL IP, optimizing performance, power, and area, performing simulation, synthesis, and timing analysis, supporting verification and debugging, and contributing to architecture reviews and methodology improvements. The engineer collaborates cross-functionally, interacts with customers, handles multi-clock systems and communication protocols, and mentors junior engineers.
Top Skills:
CC++EthernetFpgaIso 26262I²CPythonRtlSpiSystemverilogTclTsnUartVerilog
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
