Lead logic synthesis and signoff for blocks and sub-chips, drive synthesis flow and automation, collaborate with RTL engineers to produce synthesis-friendly netlists, optimize timing/levels of logic, and expand into PNR, STA, and full-chip timing convergence.
Job Title: Senior PD engineer : Synthesis & STA
Location: Bangalore INDIA Hybrid / Remote
Role Overview
We are seeking a highly skilled VLSI Synthesis & STA Specialist to take end-to-end ownership of logic synthesis and quality signoff for key blocks and sub-chips.
In this role, you will act as a critical bridge between the front-end design and back-end physical implementation teams.
You will not only drive synthesis execution to meet aggressive target frequencies but also act as an advisor to the RTL team, providing structural feedback to optimize the netlist.
This role offers a distinct growth trajectory, with the expectation to expand into adjacent physical design territories, including Place and Route (PNR) and comprehensive timing convergence.
Key Responsibilities
- Synthesis Ownership: Drive and own the complete logic synthesis process for all designated blocks and sub-chips, ensuring optimal area, power, and performance metrics.
- Quality Signoff: Define, execute, and monitor rigorous sanity checks to achieve a high-quality, pristine Synthesis Signoff.
- RTL Collaboration: Work closely with RTL design engineers to ensure the delivery of a clean, fully linted netlist prior to handoff.
- Frequency & LOL Optimization: Deep dive into timing paths to ensure Levels of Logic (LOL) are strictly controlled and aligned with high-frequency target requirements.
- Micro-architecture Guidance: Go beyond reporting LOL violations; provide actionable RTL coding guidelines, structural recommendations, and micro-architecture inputs to help designers transform their code into a superior, synthesis-friendly netlist.
- Role Expansion: Progressively take on responsibilities in physical implementation adjacencies, actively participating in PNR execution, Static Timing Analysis (STA), and full-chip timing convergence.
Required Skills & Qualifications
- Experience: 5 to 8 years of proven experience in ASIC/SoC Logic Synthesis and Static Timing Analysis.
- EDA Tools Expertise: Hands-on experience with industry-standard synthesis tools, with a strong preference for Cadence Genus. Proficiency with STA signoff tools (e.g., Tempus, PrimeTime) is also required.
- Timing & STA: Strong foundational knowledge of STA, timing constraints (SDC), delay calculation, and multi-mode multi-corner (MMMC) analysis.
- RTL & Logic Fundamentals: Deep understanding of Verilog/SystemVerilog, digital logic design, and RTL linting/CDC tools.
- Netlist Optimization: Proven ability to analyze datapath architectures, identify logic bottlenecks, and recommend specific RTL changes to reduce logic depth.
- Scripting/Automation: Proficiency in Tcl, Python, or Perl for developing and maintaining synthesis flow automation and customized reporting scripts.
- Cross-Functional Communication: Excellent analytical and communication skills to effectively negotiate solutions between RTL and Physical Design teams.
Preferred Qualifications
- Prior exposure to Place and Route (PNR) flows (e.g., Innovus, ICC2) and a solid understanding of how synthesis decisions impact physical placement and routing congestion.
- Experience with Formal Verification / Logic Equivalence Checking (LEC/Formality).
- Knowledge of advanced technology nodes (e.g., 5nm, 3nm) and their specific synthesis/timing challenges.
Similar Jobs
Financial Services
Review, verify, and report client data to ensure accuracy and AML/regulatory compliance. Prepare Currency Transaction Reports and compliance documentation, respond to operational requests, escalate issues, and support process improvements. Use digital tools to manage data, resolve service issues, and contribute to operational excellence.
Top Skills:
MainframeMS OfficePc-Based Systems
Cloud • Security • Software • Cybersecurity • Automation
Provide hands-on technical consultancy to APJ customers to drive GitLab adoption, unblock implementations, lead workshops/demos, and align technical recommendations with account goals. Manage multiple engagements, produce enablement content, mentor peers and customers, and stay current on DevSecOps tooling and GitLab capabilities to support renewals and expansion.
Top Skills:
Agile PlanningCi/CdDevsecopsGitlabSource Code ManagementZoom
Cloud • Information Technology • Productivity • Security • Software • App development • Automation
Lead data engineering architecture and execution for large-scale, low-latency analytics. Own technical direction, ensure operational data quality, design streaming and batch pipelines, mentor engineers, coordinate cross-functional teams, and deliver scalable solutions using Spark, Airflow, and AWS or equivalent data platforms.
Top Skills:
AirflowAthenaColumn StoresDatabricksDatabricks ApisEmrFlinkHiveKafkaKappa ArchitectureLambda ArchitectureMaster Data Management (Mdm)Microservices ArchitectureRedshiftSparkSQLStreaming Pipelines
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
