The Senior Verification Engineer will define verification architecture, implement methodologies, develop test plans, analyze simulation failures, and generate reports.
The Verification Engineer will define verification architecture, implement verification environment for block level, SoC subsystems and SOC top level design that use advance verification methodologies and meet established content, performance, quality, cost and schedule goals. He/She will also be responsible for the simulations of the SOC
Responsibilities
- Define overall verification strategies, methodologies, and simulation environment
- Work with RTL designers, system architects and block level verification engineers to develop top level verification requirements and test plans based on specifications.
- Develop, maintain and publish verification specifications.
- Analyze and debug simulation failures
- Generates code coverage and functional coverage report
- Run gate level simulation and debug them.
- Perform the constraint assertion-based verification
Qualifications and Skills
- BS in EE with 3+ years of experience or MS in EE with 1+ year experience
- Strong knowledge with ASIC Simulation Tool & Verification Language: all sign-off simulators, Verdi/Siloti
- Fluent in verification language such as UVM/OVM/System Verilog, Vera, Verilog
- Experience in writing Test-plans and creating directed and random test cases
- Strong scripting skills in Perl, Python, Linux shells etc.
Similar Jobs
Semiconductor • Manufacturing
Define design-verification scope and strategy, create test plans from specs, design and implement constrained-random SystemVerilog/UVM testbenches, code and run tests, debug issues, and analyze/collapse results to closure.
Top Skills:
AmbaCC++CryptographyFpgaGenerative AiGitHdlI2CI3CJenkinsMakePerforcePythonSecuritySiemens EdaSpiSystemverilogUvm
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead SoC Design-for-Debug verification: create strategies, testplans, testbenches, run/debug tests, drive fixes, mentor engineers, collaborate across teams, and support post-silicon validation while improving verification efficiency.
Top Skills:
AceAgileAmbaArm CoresightAxiChiCtiDapEtimFunnel/ReplicatorsGenerative AiJtagTpiu
Artificial Intelligence • Software
Lead UCIe IP and SoC verification by developing reusable SystemVerilog/UVM environments, protocol compliance tests, assertions, coverage models, and debug flows. Drive verification closure across subsystem and SoC integration, support gate-level and emulator-based validation, and collaborate with RTL, firmware, physical design, and post-silicon teams during bring-up.
Top Skills:
Axi4CxlEmulator-Based VerificationFormal VerificationGate-Level SimulationGitGitlab CiJenkinsPciePerlPythonRtlSystemverilogSystemverilog Assertions (Sva)TclUcieUvm
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
