onsemi Logo

onsemi

Snr Physical Design Engineer

Posted 9 Days Ago
Be an Early Applicant
In-Office
2 Locations
Mid level
In-Office
2 Locations
Mid level
As a Physical Design Engineer, you will lead the physical design process for image sensor products, working closely with cross-functional teams to handle RTL-to-GDS flow, chip sign-off, and validation support.
The summary above was generated by AI

Physical Design Engineer 

As a Physical Implementation Engineer, you will play a leading ownership role in the physical design domain for developing ON Semiconductor’s cutting edge image sensor products. You will work on all aspects of the RTL-to-GDS flow including chip sign-off activities. You need to work closely with cross-functional teams like Digital logic design, Analog Design, IP Design, Packaging and Product/Test Engineering in determining architecture/specification, design integration and post-silicon validation support of the products.


#LI-RT1

 

Responsibilities

Experience/Requirements:

  • BSEE required, MSEE preferred with minimum 2-3 years of related work experience in physical design.
  • Good understanding of ASIC physical design flow from synthesis to tape-out including hands-on experience in synthesis, floor planning, P&R, LVS/DRC, die area estimation, integration of hard IPs, ECO implementation, constraints management etc.
  • Experience leading the block/chip-level implementation.
  • Experience in the low-power design methodology is a big plus.
  • Hands-on experience on EDA tools: Design Compiler, ICCII/Fusion Compiler, Conformal-LEC/Formality, Calibre LVS and DRC, Primetime-SI, Redhawk/Voltus.
  • Good understanding of the library views used in the implementation process (lef, lib, def)
  • Self-motivated and an ability to take ownership of the physical design activities.
  • Excellent communication and interpersonal skills.
  • Strong programming skills in TCL/Perl, methodology development and rollout processes are a plus.
  • #LI-RT1
Qualifications

Responsibilities:

Responsibilities include participating in the efforts in establishing CAD and physical design methodologies, chip floor plan, power/clock distribution, chip assembly, synthesis and P&R, timing closure, power, noise analysis and back-end verification across multiple projects.

In this role you will be responsible for all aspects of chip signoff activities e.g. timing, physical & electrical verification. Also, resolve design and flow issues related to physical design, identify potential solutions and drive execution.

  • #LI-RT1
About Us
onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.

More details about our company benefits can be found here:

https://www.onsemi.com/careers/career-benefits

About the Team
We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.

Top Skills

Asic
Calibre
Conformal-Lec
Design Compiler
Drc
Eda Tools
Formality
Fusion Compiler
Iccii
Lvs
Perl
Primetime
Redhawk
Rtl
Tcl
Voltus

Similar Jobs

3 Days Ago
In-Office
Bengaluru, Bengaluru Urban, Karnataka, IND
Senior level
Senior level
3D Printing
Lead subsystem and block-level physical design implementation for complex SoCs, focusing on timing closure, power integrity, and cross-functional collaboration.
Top Skills: Cadence InnovusCertusFusion CompilerPerlPrimetimePythonSynopsys Icc2TclTempus
4 Days Ago
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Senior level
Senior level
Artificial Intelligence • Hardware • Automation • Manufacturing
Lead physical design implementation for major IP blocks and full-chip designs, including floorplanning, place-and-route, and static timing analysis. Automate design flows and mentor junior engineers.
Top Skills: Cadence InnovusPerlPythonTcl
13 Days Ago
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Senior level
Senior level
Hardware • Semiconductor
The role involves physical design engineering, focusing on low power microcontroller solutions, floorplan optimization, design implementation, and mentoring junior staff.
Top Skills: CalibreFusion CompilerInnovusPerlQrcRedhawkShellStarrcxtTclVerilogVhdl

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account