GlobalFoundries Logo

GlobalFoundries

Sr Engineer - Volatile Memory Bitcell Simulation and Modeling

Reposted Yesterday
Be an Early Applicant
In-Office
Bangalore, Bengaluru Urban, Karnataka
Senior level
In-Office
Bangalore, Bengaluru Urban, Karnataka
Senior level
The engineer will work on SPICE models and simulations for volatile memory bit cells, including testing, model evaluations, debugging, and layout verification, in cooperation with global teams.
The summary above was generated by AI

Title: Senior Engineer Volatile Memory Bitcell Simulation and Modeling

About GlobalFoundries:

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com.

Introduction:

As an engineer for volatile memory simulation and modeling, you will support our technology teams across our 22 nm fully depleted SOI and 12 nm finfet technologies. Your work will be focused on creating or updating SPICE models for volatile memory bit cells as well as SPICE simulation of these bit cells.

You will be a member of the Global Memory Solutions team with colleagues located in Bangalore, Germany and the United States.

Your Job:

  • Definition of suitable test structures to be used for modeling measurements.
  • Test program definition and submission for modeling tests.
  • Evaluation of the results and definition of model targets.
  • Evaluation whether the models meet the intended bit cell targets by SPICE simulations.
  • High sigma SPICE simulations of expected yield and comparison with measured array data.
  • Debugging technology issues with the help of SPICE simulations.
  • Prediction of expected yield, read current and leakage for future bit cells.
  • Parasitic extraction of bit cell kits and test structures.
  • Maintenance and improvement of model and simulation infrastructure.

Other Responsibilities: 

  • Once you are competent in the items mentioned above, your responsibility may extend to the following responsibilities:
    • Bit cell test structure layout and verification.
    • Bit cell enablement in the PDK in close cooperation with the PDK team.
    • Bit cell kit layout and verification in close cooperation with the technology owners, the Integration teams and OPC.
    • Maintenance and improvement of the layout infrastructure for memory bit cells.
    • Analysis of incoming designs for memory content.
  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.
  • This job requires close cooperation with global internal teams. In addition, some interaction with customers and IP providers will be part of your job.

Required Qualifications:

  • Master's degree in microelectronics, electrical engineering, physics, or related fields from 2025
  • Experience with SPICE models and simulations of MOSFETs and SRAM or other volatile memory cells.
  • In-depth understanding of MOSFET SPICE models.
  • Basic knowledge in scripting with R.
  • Experience with high sigma simulations of SRAM bit cells.
  • Detailed knowledge about semiconductor process flow and technology, preferably for highly scaled technologies down to 22 nm and 12 nm
  • Good understanding of semiconductor device physics, especially MOSFETs.
  • Good understanding and experience with SRAM bit cell functionality and characterization.
  • Knowledge about other types of volatile memory bit cells.
  • Travelling may be required for certain projects but is expected to be less than 10%. For the initial training, there may be an extended stay of up to 3 months in the US required.
  • Fluency in English Language – written & verbal
  • Very good analytical and presentation skills.

Preferred Qualifications:

  • For the second stage of your career the following qualifications will be required:
    • Experience in layout and design with Cadence Virtuoso including use of DRC and LVS verification versus schematics as well as Skill coding.
    • Familiar with scripting languages like Pearl, shell script, Python

#NCGProgramIND

GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.

As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.

All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations.

To ensure that we maintain a safe and healthy workplace for our GlobalFoundries employees, please note that offered candidates who have applied for jobs in India will have to be fully vaccinated prior to their targeted start date. For new hires, the appointment is contingent upon the provision of a copy of their COVID-19

vaccination document, subject to any written request for medical or religious accommodation.

Information about our benefits you can find here: https://gf.com/about-us/careers/opportunities-asia

 

Top Skills

Cadence Virtuoso
Perl
Python
R
Spice

Similar Jobs

2 Hours Ago
In-Office
Industrial Area SSI, Rajaji Nagar, Bangalore, Karnataka, IND
Senior level
Senior level
Aerospace • Information Technology • Cybersecurity • Defense • Manufacturing
The Senior Architect - BMS will design and implement software for battery management systems, lead cross-functional teams, manage design patterns, mentor junior engineers, and ensure compliance with industry standards.
Top Skills: Azure DevopsBattery Management SystemsCloudDevOpsEmbedded CMatlabReal-Time Operating SystemsSimulink
2 Hours Ago
In-Office
Industrial Area SSI, Rajaji Nagar, Bangalore, Karnataka, IND
Senior level
Senior level
Aerospace • Information Technology • Cybersecurity • Defense • Manufacturing
Lead the development and verification of control laws for aerospace systems using Model-Based Development, collaborating with cross-functional teams and ensuring compliance with certifications.
Top Skills: CMatlabRtosSimulinkSimulink CheckSimulink TestStateflow
2 Hours Ago
In-Office
Industrial Area SSI, Rajaji Nagar, Bangalore, Karnataka, IND
Expert/Leader
Expert/Leader
Aerospace • Information Technology • Cybersecurity • Defense • Manufacturing
The Lead Software Engineer will oversee software development for aerospace display systems, ensuring compliance with standards and mentoring junior staff. Responsibilities include requirement definition, verification planning, coding, and collaboration with various teams.
Top Skills: Arinc429Arm CortexC++DeosI2CLdraLynx RtosMatlabMcuPythonRs422RtosSpiTcp/IpVector Cast

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account