Lead memory layout design from floor-planning to tapeout for advanced CMOS nodes. Apply process rules and verification (LVS/DRC/ERC), manage schedules, mentor juniors, automate layout flows, and document methodologies to meet quality and timing requirements.
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:Job Requirements:
- Minimum 8 years of experience with strong layout knowledge
- Bachelor's degree required.
- Proficiency in using Cadence tools (virtuotso layout, layotu XL, Cadence schematic capture, and verification tools - CALIBRE & Hercules).
- Strong layout knowledge in submicron processes (e.g. 7nm, 5nm, 3nm, 2nm).
- Experience in digital layout (Standard cell, Memory, I/O); analog layout experience is a plus.
Job Description:
- Understand and apply layout guidelines, new process rules, and technical requirements for good quality layout.
- Manage scheduling, timelines, and layout floor-planning.
- Responsible for start to end deliverables with quality within the planned schedule.
- Adapt quickly to new methodologies, remain open to new ideas, and communicate effectively with the SOC/library team.
- Able to think and help in layout scripting and automation
Skill Set (Memory):
- Strong experience in Memory layout design and physical verification (LVS, DRC, ERC, Antenna, ElectroMigration) in CMOS processes.
- Experience with Cadence Layout tools (VIRTUOSO XL, VXL, or EXL) and CALIBRE verification tools.
- Proficiency in floor-planning, hierarchy layout, and chip integration.
- Understanding of memory architecture, RC requirement, ability to plan signal and power, based on the layout guidelines
- Knowledge of AI, automation in layout, Script Programming and SKILL Programming
- Ability to lead, train junior engineers, and manage projects effectively.
- Good knowledge of memory layout topology; experience with memory compilers is a plus.
- Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.
- Self-reliant with the ability to work both independently and collaboratively.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Broadcom Bengaluru, Karnataka, IND Office
Electronics City Phase 1, Doddathoguru, Bengaluru, Karnataka, India, 560100
Similar Jobs
Software • Semiconductor • Manufacturing
Lead memory layout design for advanced submicron processes using Cadence and Calibre tools. Own floor-planning, hierarchy layout, verification (LVS/DRC/ERC), scheduling, team leadership, and integration. Document methodologies and adapt flows for new process nodes while training junior engineers and ensuring on-time, high-quality deliverables.
Top Skills:
2Nm3Nm5Nm7NmAIAntennaCadence Schematic CaptureCadence VirtuosoCalibreChip IntegrationDrcElectromigrationErcExlFloor-PlanningHerculesHierarchy LayoutLayout AutomationLayout XlLvsMemory CompilersPower RoutingRc ExtractionSignal RoutingSkillVirtuoso XlVxl
Fintech • Professional Services • Consulting • Energy • Financial Services • Cybersecurity • Generative AI
Lead business analysis for Risk Weighted Assets (RWA) and Counterparty Credit Risk (CCR) initiatives. Translate Basel III/IV and SA-CCR/IMM/EAD regulatory requirements into BRDs, FRDs, user stories, process flows and data mappings. Liaise with Market Risk, CCR, Regulatory Reporting, Finance, Quant and Technology teams to support capital calculations, RWA optimization and regulatory reporting for transformation programs.
Fintech • Professional Services • Consulting • Energy • Financial Services • Cybersecurity • Generative AI
The Senior Test Automation Engineer will develop, test, and maintain payment applications, focusing on test automation and high-quality software delivery. Responsibilities include designing test cases, building automation frameworks, executing automated tests, and contributing to continuous improvement initiatives.
Top Skills:
BddBrunoCucumberDockerFortifyGitlabInsomniaIntellijJava 17Java 8JenkinsJmeterJSONJunitKarateMavenNexusiqOctaneOracleRallyRest ApiSonarqubeSQLSwaggerTestngXML
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
