SiFive Inc Logo

SiFive Inc

Sr Staff Engineer, Physical Design

Posted 8 Days Ago
Be an Early Applicant
Bengaluru, Bengaluru Urban, Karnataka
Senior level
Bengaluru, Bengaluru Urban, Karnataka
Senior level
The Sr Staff Engineer, Physical Design is responsible for leading the implementation and optimization of high-performance RISC-V CPUs from RTL to GDSII. This includes achieving performance, power, and area goals, collaborating with microarchitecture and RTL teams, and contributing to physical implementation flow development.
The summary above was generated by AI

About SiFive

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.  

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions.  Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. 

Are you ready?  

To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.

Job Description:

 

Responsibilities

  • Lead implementation and optimization of our high performance Out of Order RISC-V CPU's from RTL to GDSII

  • Close ambitious performance, power, and area (PPA) goals at block and/or CPU level

  • Collaborate with the microarchitecture and RTL teams to optimize PPA trade offs

  • Contribute to physical implementation flow development to drive best-in-class automation and PPA

Requirements

  • 10+ years of physical implementation experience with multiple tape outs in a wide range of technologies; Experience with CPU implementation and advanced process nodes (7nm and below) is strongly preferred;

  • Expertise in aggressive PPA optimization through physical design techniques

  • Understanding of logic design and CPU architecture is a strong plus

  • Attention to detail and a focus on high-quality design.

  • Ability to work well with others and a belief that engineering is a team sport.

  • Bachelor’s degree in Electrical Engineering or Computer Engineering.

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

India

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

Top Skills

Risc-V

SiFive Inc Bengaluru, Karnataka, IND Office

8th Floor, Amber Building KR Puram-Marathahalli, Outer Ring Road Mahadevapura, Bengaluru, Karnataka, India, 560048

Similar Jobs

Be an Early Applicant
8 Days Ago
Bangalore, Bengaluru Urban, Karnataka, IND
6,500 Employees
Senior level
6,500 Employees
Senior level
Semiconductor
In this role, you will work on physical design and methodologies for high-performance processor chips, including synthesis, place and route, and timing analysis. Collaborate with RTL design and frontend teams to resolve design and timing issues, ensuring efficient and robust design processes.
Be an Early Applicant
8 Days Ago
Bangalore, Bengaluru Urban, Karnataka, IND
6,500 Employees
Senior level
6,500 Employees
Senior level
Semiconductor
As a Senior Staff Engineer in Physical Design at Marvell, you will manage physical design and methodologies for next-gen processor chips using advanced EDA tools. Your responsibilities include synthesis, place and route, timing analysis, and collaboration with global teams to resolve timing issues while mentoring juniors in a diverse engineering team. You will engage in complex engineering challenges in a highly collaborative environment.
Be an Early Applicant
8 Days Ago
Bangalore, Bengaluru Urban, Karnataka, IND
6,500 Employees
Senior level
6,500 Employees
Senior level
Semiconductor
In this role, you will design and implement physical design methodologies for high-performance processor chips within a global team. Responsibilities include managing the Place and Route flow using EDA tools, performing synthesis and timing analysis, and collaborating with design teams to resolve timing issues.

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account