The Staff SoC Design Engineer will play a crucial role in the development of the SoC CPU complex for Aeva's Lidar processing chip. Responsibilities include developing sub-components, collaborating with third-party IP providers, ensuring power and performance targets are met, and integrating additional functionalities.
Role Summary
As a key player on the Design team, you will participate in the development of the SoC CPU complex component (CPU, NOC, memory, and peripherals) for Aeva’s 4-D Lidar processing chip. You will be responsible for implementing and/or integrating sub-components of the SOC.
What you'll be doing:
- Develop sub-components of the SOC CPU complex.
- Work with third-party IP providers including ARM.
- Design and implement Aeva specific sub-components.
- Implement additional SOC functionality including functional safety and robustness functions.
- Focus on developing efficient, highly reliable, highly available, robust functionality.
- Work with Architects, design engineers and verification engineers, and System software teams to ensure that the SOC meets its functional, performance, and power targets.
What you'll have:
- 12+ years of experience in design and verification of advanced ARM-based SOCs
- Experience with ARM-based SOC design. Ability to achieve high performance and low power targets.
- Experience writing Verilog RTL Code.
- Working experience and knowledge in AMBA protocols, CoreSight Debugger, LPDDR, Ethernet, MIPI, and high-speed serdes.
- Proficient in debugging complex SOC or CPU core designs
- Excellent verbal and written communication skills
- Ability to collaborate deeply with cross-functional leads and management teams
- Ability to deliver results in a very fast-moving environment
- Desire to learn & implement groundbreaking new processes and methodology for continuous improvement
Nice to haves:
- Experience in pre-silicon validation on emulation platforms such as Cadence Palladium, Mentor Veloce, Synopsys Zebu
- Post-silicon bring-up and validation planning and execution
- Diagnostics Firmware development and validation
Top Skills
Arm
Verilog
Similar Jobs
Be an Early Applicant
The Sr. Staff Design Engineer will lead RTL development for high-performance SoC modules, addressing integration, performance, power, and area. Responsibilities include microarchitecture specification, design verification support, RTL refinement for targeted goals, and collaboration with engineering teams for physical design validation.
Be an Early Applicant
The Senior Staff Verification Engineer will own CPU verification from start to finish, collaborating with designers to develop functional test plans. Responsibilities include developing tests in C and SystemVerilog, enhancing verification environments, and working with EDA tools for SOC verification.
Be an Early Applicant
As a Senior SoC Design Engineer at NVIDIA, you'll drive the execution of SoC designs, collaborating with multi-functional teams for process improvements. Your responsibilities include overseeing SoC quality checks, design reviews, and mentoring junior engineers while ensuring alignment with client requirements across various development cycles.
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
