Design and implement synthesizable RTL for high-speed interconnect ASICs, drive synthesis/timing closure, develop bare-metal firmware for embedded RISC CPU IP, lead pre-silicon simulation, emulation, and silicon bring-up, and collaborate across verification, physical-design, analog, and DSP teams to debug and integrate hardware-software systems.
Job description :
Role Overview
We are seeking an ASIC Design Engineer to own digital design, integration, and bring-up for production-grade high-speed interconnect silicon. You will translate micro-architecture into clean, high-quality RTL and drive it through synthesis and timing closure. Just as important, the ideal candidate leverages strong firmware coding experience to drive pre-silicon simulation, develop bare-metal diagnostics, and ensure seamless hardware-software integration—for example, writing firmware on an embedded RISC CPU IP to control on-chip analog hardware blocks and low-speed control/calibration loops for optical components. Strong digital ASIC fundamentals, paired with the ability to debug complex designs in emulation and on silicon, round out the profile.
Key Responsibilities
- Develop micro-architecture and author high-quality, synthesizable RTL following best-in-class coding methods and design-for-verification / design-for-test practices.
- Write firmware and bare-metal diagnostics on embedded RISC CPU IP to configure and control on-chip analog blocks and low-speed control/calibration loops for optical components.
- Drive pre-silicon simulation and hardware-software co-verification, validating firmware against RTL well ahead of tape-out.
- Integrate processor subsystems—including licensed CPU IP—AMBA fabrics, and serial/interconnect interfaces (e.g., PCIe, UCIe) into the SoC/ASIC.
- Drive the full implementation flow: synthesis, timing constraints (SDC), timing closure, and equivalence checking (Formality / Conformal), with clean Lint / CDC / RDC signoff.
- Build and run emulation environments; lead silicon bring-up sequences and post-silicon debug, root-causing and resolving issues on hardware.
- Provide responsive support—triaging design problems and delivering timely solutions—and collaborate with analog/mixed-signal, DSP, verification, and physical-design teams.
Required Qualifications
Education & Experience
- B.S. or M.S. in Electrical/Electronics or Computer Engineering (or related), with relevant digital ASIC design experience.
- Demonstrated experience taking digital designs from RTL through synthesis, timing closure, and silicon bring-up.
Core Technical Skills
- Strong fundamentals in digital ASIC design, micro-architecture, and best RTL coding methods.
- Firmware / embedded C development, including bare-metal programming on an on-chip RISC CPU IP (e.g., RISC-V or Arm) to drive analog blocks and low-speed loops.
- Knowledge of AMBA and serial protocols, processors, and silicon bring-up sequences.
- Strong design, emulation, and silicon debug skills, with proven hardware-software integration experience.
- Expertise in synthesis, constraints, timing closure, and equivalence checks (Formality / Conformal).
- Experience with Lint / CDC / RDC tools.
Professional Skills
- Customer-support orientation and excellent communication and oratory skills.
Preferred Qualifications
- Familiarity with interconnect protocols such as PCIe (Gen5/6/7) and UCIe.
- Experience integrating vendor CPU IP and developing the associated firmware, drivers, and diagnostics.
- High-speed wireline / SerDes-based SoC experience; UPF low-power design, DFT, and scan/ATPG flows.
- Scripting proficiency (Python, Tcl)
Similar Jobs
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Research, prototype, and integrate AI/ML techniques (GenAI, RL, GNNs, CNNs) into VLSI CAD flows to automate and improve ASIC/SoC design, implementation, and verification. Collaborate with architecture, IP, design, verification, and implementation teams to pilot solutions on real designs and drive process improvements for power, performance, area, and verification quality.
Top Skills:
BitbucketC++CdcCi/CdConvolutional Neural NetworksDesignsyncDftEda ToolsGenaiGitGraph Neural NetworksJenkinsLsfPythonRdcReinforcement LearningSdcSplunkStatic Timing AnalysisUnix/LinuxUpf
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Develop and prototype AI/ML-driven automation solutions for VLSI CAD to improve SoC/IP power, performance, area, and verification. Collaborate with architecture, design, verification, and implementation teams to pilot tools and integrate state-of-the-art techniques (GenAI, RL, GNN, CNN) into ASIC design flows and automation.
Top Skills:
BitbucketC++CdcCi/CdConvolutional Neural NetworksDesignsyncDftEda ToolsGenaiGitGraph Neural NetworksJenkinsLsfMakePythonRdcReinforcement LearningSdcSplunkStatic Timing AnalysisUnix/LinuxUpf
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Lead R&D and prototype development integrating AI/ML techniques into VLSI CAD flows to improve SoC/IP power, performance, area, and verification. Collaborate with architecture, IP, design, verification, and implementation teams to pilot automation and productionize solutions on advanced-node SoCs.
Top Skills:
BitbucketC++CdcCi/CdConvolutional NetworksDesignsyncDftEda ToolsGenaiGitGraph Neural NetworksJenkinsLow-Power FlowsLsfMakePythonRdcReinforcement LearningSdcSplunkStatic Timing AnalysisUnix/LinuxUpfVlsi Cad
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
