Cadence Design Systems Logo

Cadence Design Systems

Principal Design Engineer

Posted 4 Days Ago
Be an Early Applicant
2 Locations
Senior level
2 Locations
Senior level
The Principal Design Engineer will be responsible for leading design verification projects from concept to closure, focusing on functional verification fundamentals and environment development. The role requires a strong background in UVM and System Verilog coding and a minimum of 8 years of experience in design verification.
The summary above was generated by AI

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
  • 8+ years of Design Verification experience with SV/UVM
  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
  • Design Verification experience verifying complex designs and leading projects from concept to verification closure.
  • Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.

Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.

We’re doing work that matters. Help us solve what others can’t.

Top Skills

Sv
System Verilog
Uvm

Similar Jobs

Yesterday
Bangalore, Bengaluru, Karnataka, IND
Senior level
Senior level
Cloud • Hardware • Software • Semiconductor
The Principal Design Engineer at Cadence will leverage their expertise in computer architecture, embedded programming, and high-performance algorithm design to contribute to innovative technology solutions. Responsibilities include coding, debugging, and optimizing software for embedded processors, while also collaborating with diverse teams and engaging with customers to resolve issues.
Top Skills: CC++
4 Days Ago
Bangalore, Bengaluru, Karnataka, IND
Senior level
Senior level
Cloud • Hardware • Software • Semiconductor
As a Principal Design Engineer at Cadence, you will be responsible for AMS design specifically focusing on high-speed Memory PHYs. You will define designs, mentor team members, participate in cross-functional discussions, and ensure design quality and project timelines while improving methodologies for efficiency.
Top Skills: Vlsi
4 Days Ago
Bangalore, Bengaluru, Karnataka, IND
Senior level
Senior level
Cloud • Hardware • Software • Semiconductor
The Senior Principal Design Engineer at Cadence will work on cutting-edge electronic designs, focusing on the architecture of embedded processors, high-performance algorithms, and low-level firmware programming. Responsibilities include writing and debugging software on emulation platforms, collaborating with diverse teams, and engaging with customers for resolution of issues.
Top Skills: C,C++

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account