Marvell Technology Logo

Marvell Technology

Principal RTL Design Engineer

Posted 2 Hours Ago
Be an Early Applicant
Bangalore, Bengaluru Urban, Karnataka
Senior level
Bangalore, Bengaluru Urban, Karnataka
Senior level
The Principal RTL Design Engineer at Marvell will lead a significant part of Switch design, from micro-architecture to tape-out. Responsibilities include coding micro-architected designs, integrating third-party IP, collaborating with various teams for DFT and DV, and supporting physical design for timing analysis.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

The Switch Business Unit in Marvell designs and develops the next generation datacenter and enterprise System-On-Chip switch processors on leading edge process technology. We develop the architecture, collaborate on IP development, create the physical design, develop switching solutions and work with the world’s leading data center and enterprise companies to bring next generation networking to reality.

What You Can Expect

  • Own a significant section of our Switch design
  • Take it from Micro-architecture to Tape out.
  • Work closely with Architects
  • Be responsible for coding of the micro-architected design
  • Integrate 3rd party IP
  • Work with DFT team to integrate test features
  • Work with DV team to ensure feature coverage and debugging
  • support physical design team for timing analysis/timing closure

What We're Looking For

  • Bachelor’s degree in computer science, Electrical Engineering or related fields and 12-18 years of related professional experience.
  • Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 10-18 years of experience.
  • Experience with digital design microarchitecture development is a must.
  • Design/RTL experience in Verilog or SV is a must.
  • Experience with logic synthesis, synthesis constraint development and backend flow and static timing analysis.
  • Knowledge of scripting languages, such as PERL, Python
  • Ethernet protocols (IEEE 802.3, 802.1Q, 802.1D, Routing protocols) preferred.
  • L2 / L3 / L4 Ethernet protocol knowledge
  • Encryption / Authentication algorithms.
  • Precision Time Protocol (PTP, IEEE-1588)
  • Knowledge of GIT version control system
  • Good learning , problem solving interpersonal and communication skills.
  • Ability to be a part of a team, working in cooperation.
  • Self-motivated team player able to thrive in a fast-paced engineering environment


Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

#LI-KP1

Top Skills

Systemverilog
Verilog

Marvell Technology Bengaluru, Karnataka, IND Office

Global Technology Park, Tower D, 10th & 11th Floors, Marathahallli - Sarjapur Outer Ring Road, , ,, Bengaluru, India, 560103

Similar Jobs

Be an Early Applicant
4 Days Ago
Bangalore, Bengaluru, Karnataka, IND
636 Employees
Senior level
636 Employees
Senior level
Semiconductor
As a Principal Engineer - RTL Design at Alphawave Semi, you'll lead a team in micro-architecture development, oversee pre-sales architectural proposals, manage design team deliverables, and collaborate with customers and IP vendors to meet project goals while improving methodology for high reuse.
Be an Early Applicant
5 Days Ago
Bengaluru, Karnataka, IND
25,132 Employees
Senior level
25,132 Employees
Senior level
Big Data • Cloud • Hardware • Software
The Principal Engineer will focus on ASIC/IP Digital Design, implementing RTL in Verilog/SV for complex SOC designs. Responsibilities include working with bus matrices, low power design methodologies, and collaborating with verification teams. The role emphasizes strong communication skills and a solution-oriented mindset.
Be an Early Applicant
5 Days Ago
Bangalore, Bengaluru Urban, Karnataka, IND
8,216 Employees
Expert/Leader
8,216 Employees
Expert/Leader
Cloud • Hardware • Software • Semiconductor
Looking for a Senior Principal RTL Design Engineer with 12+ years of ASIC design experience. Proficiency in Verilog coding, RTL design, and various interface protocols. Must have knowledge of RTL checks and synthesis flow.

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account