The Senior DFT Engineer will focus on Design for Test processes, including scan chain insertion, compression scan technologies, and MBIST. Responsibilities include implementing ATPG, debugging Verilog testbenches, and improving fault coverage. The role requires collaboration across teams and will involve independent completion of DFT tasks.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain insertion, compression scan technologies, memory built-in self-test (MBIST) and automatic test pattern generation (ATPG) is required for this position. Should follow systematic quality metrics driven ATPG pattern generation. It is highly desirable for candidate to possess hands-on knowledge of synthesis, verification and debugging Verilog testbenches.
- Must be able to obtain and maintain a Department of Defense classified clearance
- Prior 5-15 years of professional experience in SoC/ASIC Digital Design with focus on Design for Test (DFT)
- Should possess intimate knowledge of DFT insertion flows
- Basic scan chain insertion using synthesis or other software tools
- Experience in compression scan insertion, LBIST and other scan technologies
- Intimate knowledge of memory build-in self-test (MBIST)
- Expertise in Automatic Test Pattern Generation (ATPG) to achieve design test coverage goals
- Debug and Analysis of failures to improve fault coverage
- Verification of ATPG testbenches and debugging root cause of simulation mis-compares
- Working knowledge of JTAG 1149.1/6, IEEE1500 and IEEE1687
- Knowledge of timing analysis and equivalency checks would be added bonus
- Ability to work in collaborative team environment
- Prior experience with Cadence tools and flows is highly desirable
- Should be able to finish DFT tasks independently
- Strong problem-solving skills. Exhibit discipline, thoroughness, and methodical approach in solving problems
- Ability to work with stakeholders across cross-functional teams – Architecture, Design, Internal and External Customers
- Self-driven and committed individual who can work in a fast-paced project environment
We’re doing work that matters. Help us solve what others can’t.
Top Skills
Verilog
Similar Jobs
Semiconductor
The role is for a Senior Staff Engineer I focusing on DFT, contributing to the development of technologies that enhance data communication for various sectors such as AI, 5G, and data centers. Responsibilities include collaborating with teams to innovate and drive product advancements.
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
The Senior DFT Engineer will implement scan insertion and ATPG pattern generation, perform DFT simulations, and debug DFT issues throughout the design process. The role requires hands-on experience with SoC DfT implementation, JTAG, LBIST, and simulation debugging to ensure effective test coverage and quality.
Top Skills:
VerilogVhdl
Big Data • Information Technology
As a Senior DFT Engineer at Astera Labs, you'll develop advanced connectivity products, collaborating with multiple engineering teams throughout the product life-cycle. Responsibilities include chip design, verification, and employing DFT techniques for complex designs aimed at leading cloud service providers.
Top Skills:
PerlSystem VerilogTclVerilog
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
