The Sr Principal Design Engineer will lead Design-for-Test (DFT) activities for next generation SoCs, focusing on defining and implementing DFT architecture, verifying functionality, and collaborating with cross-functional teams and EDA RnD teams.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Summary:
Join a growing and dynamic team and help lead the Design for Test activities for next generation of SoCs in advanced technology nodes. As part of the HSV SoC design team, you will be working to define and implement the Design-for-Test architecture and features for SoCs for Palladium® Emulation platforms in advanced technology nodes.
Key Responsibilities
- Define the DFT Architecture for the next generation SoCs.
- Implementation & verification including Scan, PMBIST, JTAG and other DFT’s related logic.
- Define and develop methodology for DFT insertion, pattern development, manufacturing tests, verifications, etc
- Working closely with cross functional teams to develop and verify DFT’s structures and constraints.
- Perform RTL and gate level (no-timing and timing) simulations to verify DFT functionality.
- Work closely with Test Engineering for test program development and Silicon bring up, diagnosis, Yield improvement, etc.
- Work closely with EDA RnD teams to propose and implement new features.
Requirements:
- B. Tech /BE/ME/M Tech with 8-15+ years of relevant hands-on experience in Design for Test (DFT).
- Clear understanding of key DFT concepts like Scan compression, Scan Stitching, fault models (stuck-at, delay tests, IDDQ, Small Delay, etc.), IEEE P1500, MBIST, IEEE 1149.1/6 (Boundary scan), IEEE 1687, etc.
- Working knowledge of RTL coding in Verilog, Synthesis & STA
- Experience in at least one scripting language like PERL, Python, TCL, or Shell is preferred.
- Hands on experience with either Tessent/Modus ATPG tool
- Proven success in development of complex custom ASIC products in advanced process nodes
- Hands-on experienced and successful taped out several ASICs.
- Self-motivated team player with strong problem-solving skills to collaborate with various teams to achieve desired goals.
- Excellent written and verbal communication skills.
We’re doing work that matters. Help us solve what others can’t.
Top Skills
Perl
Python
Shell
Tcl
Verilog
Similar Jobs
Cloud • Hardware • Software • Semiconductor
The Senior Principal Design Engineer at Cadence will work on cutting-edge electronic designs, focusing on the architecture of embedded processors, high-performance algorithms, and low-level firmware programming. Responsibilities include writing and debugging software on emulation platforms, collaborating with diverse teams, and engaging with customers for resolution of issues.
Top Skills:
C,C++
Cloud • Hardware • Software • Semiconductor
The Senior Principal Design Engineer at Cadence will focus on designing and implementing high-performance algorithms and data structures for embedded processors. Key responsibilities include software development, debugging, optimization, and collaboration with cross-functional teams to address customer needs. Some travel may be required.
Top Skills:
CC++
Legal Tech • Software
The Sr Principal RTL Design Engineer at Cadence will design complex ASICs, with a focus on RTL design using Verilog, while ensuring compliance with various interface protocols and performing timing constraints. The role involves writing Verilog testbenches and running simulations to validate designs.
Top Skills:
Verilog
What you need to know about the Bengaluru Tech Scene
Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.
