Western Digital Logo

Western Digital

Technologist, ASIC Development Engineering

Posted 6 Days Ago
Be an Early Applicant
Bengaluru, Karnataka
Senior level
Bengaluru, Karnataka
Senior level
The role involves leading ASIC macro and micro-architecture activities for storage-based controllers, requiring expertise in SOC architecture, design, verification, and implementation flows. Responsibilities include collaborating on product requirements, defining ASIC design requirements, reviewing third-party IPs, and driving architectural innovations.
The summary above was generated by AI

Company Description

At Western Digital, our vision is to power global innovation and push the boundaries of technology to make what you thought was once impossible, possible.

At our core, Western Digital is a company of problem solvers. People achieve extraordinary things given the right technology. For decades, we’ve been doing just that. Our technology helped people put a man on the moon.

We are a key partner to some of the largest and highest growth organizations in the world. From energizing the most competitive gaming platforms, to enabling systems to make cities safer and cars smarter and more connected, to powering the data centers behind many of the world’s biggest companies and public cloud, Western Digital is fueling a brighter, smarter future.

Binge-watch any shows, use social media or shop online lately? You’ll find Western Digital supporting the storage infrastructure behind many of these platforms. And, that flash memory card that captures and preserves your most precious moments? That’s us, too.

We offer an expansive portfolio of technologies, storage devices and platforms for business and consumers alike. Our data-centric solutions are comprised of the Western Digital®, G-Technology™, SanDisk® and WD® brands.

Today’s exceptional challenges require your unique skills. It’s You & Western Digital. Together, we’re the next BIG thing in data.

Job Description

Experience Level 13 – 17 years

You should have strong knowledge and experience with all aspects of the SOC Architecture, Design and implementation flow – including datapath design, low power design, clock and reset schemes, coverage driven verification, synthesis, P&R, STA, DFT, power-islands, floor-planning, CTS, IR-drop – and an understanding of how architecture decisions impact these flows. You will be responsible for developing, contributing, and leading ASIC macro and micro-architecture activities in our storage-based controllers. You should be highly motivated with strong communication skills, attention to detail, and quality oriented. Candidates with a take-ownership attitude will succeed in this role.


Responsibilities include, but not limited to:

  • Reviewing product and FW requirements
  • Working with other ASIC architects and with system architects to define and document the feature sets and data/control flows implemented by the controller and each of its component IPs
  • Defining requirements for ASIC design, verification, and physical implementation teams
  • Evaluating area, performance, power, and ease-of-implementation trade-offs between different implementation solutions
  • Reviewing and configuring 3rd party IPs
  • Supporting other teams in the ASIC organization and reviewing their work
  • Supporting product teams with documentation, code-reviews, and silicon debug
  • Continuously finding opportunities for improving design quality and design practices
  • Drive Architectural innovation and file patents and trade secrets


Preferred Skills:

  • Experience with HW modeling languages
  • ASIC architecture experience in NAND based storage products (e.g. SSD, eMMC, USB drive, SD Card)
  • Design/architecture experience with high-speed serial and parallel interfaces (e.g. PCIe, SD, USB, UFS)
  • Work experience on high speed memory Interfaces like DDR, NAND Flash


Qualifications

  • Bachelor/ Master degree in Electronics/VLSI/Micro-Electronics Engineering
  • 10+ years of ASIC Design/Architecture experience with knowledge of USB, SD, PCIe + NVMe or UFS in a storage application
  • RTL design experience in Verilog/SystemVerilog
  • Knowledge and experience in various aspects of SOC design, verification, and implementation flows
  • Experience with low-power design techniques
  • Ability to read and understand SW code
  • Understanding of CPU and memory architectures, datapath pipelining mechanisms, distributed system design, ASIC low-power implementations, clock and reset methodologies
  • Excellent Logic design and debug skills; proficiency in protocols like USB/SD/PCIe; knowledgeable in bus protocols like AHB/AXI/I2C/UART/JTAG/CJTAG
  • Should work with Verification, FW, Validation, Analog, IO, Physical Design, ATE test, Chaz and Quality teams to architect, design and debug


Additional Information

Western Digital thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.

Western Digital is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at [email protected] to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.

Top Skills

Asic
HQ

Western Digital Bengaluru, Karnataka, IND Office

WMVV+J5H, Kadubeesanahalli, Bengaluru, Karnataka, India, 560103

Similar Jobs

Be an Early Applicant
5 Days Ago
Bengaluru, Karnataka, IND
25,132 Employees
Expert/Leader
25,132 Employees
Expert/Leader
Big Data • Cloud • Hardware • Software
The Senior Technologist will lead cross-functional teams to resolve complex customer issues related to SoC products, managing RMA cases, overseeing troubleshooting efforts, and driving strategic improvements in customer issue management. They will provide mentorship and ensure alignment across teams to enhance product quality and customer satisfaction.
Be an Early Applicant
6 Days Ago
Bengaluru, Karnataka, IND
25,132 Employees
Senior level
25,132 Employees
Senior level
Big Data • Cloud • Hardware • Software
The role involves developing C++/SystemC models for complex ASIC IPs, SOCs, and Flash memories, creating system-level tests, and leading project activities while ensuring timely support to stakeholders.
Be an Early Applicant
6 Days Ago
Bengaluru, Karnataka, IND
25,132 Employees
Senior level
25,132 Employees
Senior level
Big Data • Cloud • Hardware • Software
As a DFT Engineer at Western Digital, you will lead DFT solution implementation for next-gen Flash Controllers. Responsibilities include defining DFT architecture, collaborating with cross-functional teams for SoC requirements, and addressing complex DFT challenges. Expertise in SCAN, MBIST, and DFT methodologies is essential.

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account