Cadence Design Systems Logo

Cadence Design Systems

Principal Design Engineer

Posted 8 Days Ago
Be an Early Applicant
Bangalore, Bengaluru Urban, Karnataka
Senior level
Bangalore, Bengaluru Urban, Karnataka
Senior level
The Principal Design Engineer will lead major blocks of Memory PHY layout design, perform hands-on design of critical analog and high-speed layout blocks, and coordinate design work with circuit leads and layout teams. Participation in layout reviews and presentations of custom designs is also required.
The summary above was generated by AI

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Candidate should have worked on Finfet technology layouts. Exposure to technology nodes like 3nm/5nm and 7nm is required.

Candidate should have 6+ years of experience in custom layout. Experience on high-speed analog mixed-signal layout is desirable.

Role:

  • Candidate will own and Lead Major blocks of Memory PHY Layout design.
  • Candidate would perform hand-on design of critical analog and high-speed layout blocks.
  • Candidate would co-ordinate design work with Circuit leads, layout contractors and layout team members.
  • Candidate would participate in layout reviews by presenting and reviewing custom layout designs.

We’re doing work that matters. Help us solve what others can’t.

Top Skills

Finfet

Similar Jobs

Be an Early Applicant
2 Days Ago
Bangalore, Bengaluru Urban, Karnataka, IND
6,500 Employees
Senior level
6,500 Employees
Senior level
Semiconductor
The Principal RTL Design Engineer at Marvell will lead significant aspects of switch design development, collaborating closely with architects and integrating various IPs. Responsibilities include coding micro-architected designs, working with test and verification teams, and supporting physical design processes.
Be an Early Applicant
6 Days Ago
Bangalore, Bengaluru, Karnataka, IND
636 Employees
Senior level
636 Employees
Senior level
Semiconductor
As a Principal Engineer - RTL Design at Alphawave Semi, you'll lead a team in micro-architecture development, oversee pre-sales architectural proposals, manage design team deliverables, and collaborate with customers and IP vendors to meet project goals while improving methodology for high reuse.
Be an Early Applicant
8 Days Ago
Bangalore, Bengaluru Urban, Karnataka, IND
3,470 Employees
Senior level
3,470 Employees
Senior level
Software • Automation
As a Principal ASIC Design Engineer at Infinera, you will lead the design and verification of complex ASICs for networking applications. Responsibilities include interpreting requirements, collaborating with cross-functional teams, overseeing project phases, and providing technical leadership. Strong design skills and hands-on experience in ASIC design are essential.

What you need to know about the Bengaluru Tech Scene

Dubbed the "Silicon Valley of India," Bengaluru has emerged as the nation's leading hub for information technology and a go-to destination for startups. Home to tech giants like ISRO, Infosys, Wipro and HAL, the city attracts and cultivates a rich pool of tech talent, supported by numerous educational and research institutions including the Indian Institute of Science, Bangalore Institute of Technology, and the International Institute of Information Technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account