Get the job you really want.

Top Design Engineer Jobs in Bengaluru

Reposted YesterdaySaved
Easy Apply
In-Office
Bengaluru, KA
Easy Apply
Senior level
Senior level
Semiconductor • Renewable Energy
The Microarchitect and RTL Design Engineer will design microarchitectures, ensure optimal performance in RTL coding, and collaborate with software and verification teams to meet project requirements.
Top Skills: Arm AceEda ToolsMicroarchitectureNocsPciePythonRtlSystem VerilogVerilog
Reposted YesterdaySaved
Easy Apply
In-Office
Bengaluru, KA
Easy Apply
Mid level
Mid level
Semiconductor • Renewable Energy
Seeking a Physical Design Engineer to manage RTL to GDS flows, collaborate on performance trade-offs, and develop physical design methodologies.
Top Skills: Clock Tree SynthesisEm/IrFloor-PlanningFusion CompilerGdsIccPdvPlace And RoutePower ClosurePrime TimeRtlSynopsys Design CompilerSynthesisSystem VerilogTiming Closure
Reposted YesterdaySaved
Easy Apply
In-Office
Bengaluru, KA
Easy Apply
Senior level
Senior level
Big Data • Information Technology
Lead the physical design of complex SoC/silicon products, ensuring design closure and verification. Collaborate with teams and manage multiple tasks effectively.
Top Skills: CadenceDftPerlPhysical DesignPythonSynopsysSystem VerilogVerilog
3 Days AgoSaved
In-Office
Bengaluru, KA
Mid level
Mid level
Greentech
The Hardware Design Engineer will manage the hardware lifecycle, design circuits, perform simulations, and validate prototypes while ensuring compliance and documentation support for manufacturing.
Top Skills: Altium DesignerKicadLtspiceOrcadPsimPspice
Reposted 5 Days AgoSaved
In-Office
Bengaluru, KA
Mid level
Mid level
Digital Media • Information Technology
Hands-on RF/mixed-signal engineer to design, implement, bring-up and test wireless communication hardware (PCB-level IC integration). Work with high-speed RF DACs/ADCs, ADS/HFSS, JESD204B; phased array, Ku-band and mmWave experience desirable.
Top Skills: 5GAdsHfssHigh-Speed Rf Sampling AdcsHigh-Speed Rf Sampling DacsJesd204BKu-Band SatcomMixed-Signal DesignMmwavePcb System IntegrationPhased Array Antenna DesignPhased Array Systems
Reposted 5 Days AgoSaved
In-Office
Bengaluru, KA
Junior
Junior
Digital Media • Information Technology
Design, simulate, and validate antenna systems for space and terrestrial applications using HFSS/CST. Perform FEM/FDTD simulations, impedance matching, prototyping with PCB teams, and hands-on VNA/anechoic chamber testing.
Top Skills: Anechoic ChamberAnsys HfssCoplanar WaveguideCst Studio SuiteFinite Element Method (Fem)Finite-Difference Time-Domain (Fdtd)LinuxMicrostripPcbPcb Stack-UpPythonQucsSmaSmith ChartStriplineU.FlVector Network Analyzer (Vna)
Reposted 8 Days AgoSaved
Hybrid
Bengaluru, KA
Junior
Junior
Artificial Intelligence • Internet of Things
Design high-performance analog-to-digital and digital-to-analog converters, evaluate silicon, and oversee layout in advanced CMOS processes.
Top Skills: CadenceCmosHspiceSpectre
Reposted 8 Days AgoSaved
In-Office
Bengaluru, KA
Senior level
Senior level
Artificial Intelligence • Internet of Things
Design and verify digital datapaths for high-performance ADCs and DACs using RTL, assist with synthesis and timing closure, and automation through scripting.
Top Skills: Cadence ToolsMakefileMatlabPythonShell ScriptsSystemverilogVerilog
Reposted 8 Days AgoSaved
Hybrid
Bengaluru, KA
Senior level
Senior level
Artificial Intelligence • Internet of Things
The Senior Analog IC Design Engineer will work on high-speed analog designs, collaborate with teams for implementation, and analyze performance tradeoffs.
Top Skills: Analog DesignData ConvertersOscillatorsPllPmuSerdes
Reposted 8 Days AgoSaved
Hybrid
Bengaluru, KA
Junior
Junior
Artificial Intelligence • Internet of Things
Design and verify high-performance digital and mixed-signal ICs, focusing on RTL design, behavioral modeling, and digital control circuits.
Top Skills: MatlabSystemverilogVerilog
Reposted 8 Days AgoSaved
Hybrid
Bengaluru, KA
Mid level
Mid level
Artificial Intelligence • Internet of Things
The Senior Digital Design Engineer will design, verify, and validate digital architecture for automotive and space applications, focusing on RTL and FPGA.
Top Skills: C/C++FpgaPerlPythonRtlSystem VerilogSystemcUvmVerilog
Reposted 11 Days AgoSaved
Easy Apply
In-Office
Bengaluru, KA
Easy Apply
Expert/Leader
Expert/Leader
Big Data • Information Technology
Lead RTL and micro-architecture development for high-performance controller and bridge designs at advanced nodes (≤16nm). Drive IP integration, timing closure, verification (UVM), and pre-/post-silicon bring-up and debug, collaborating across cross-functional teams from architecture to GDS.
Top Skills: ArcArmAsicCadenceCi/CdCosmosCxlDftDmaEthernetGdsI2CNvlinkPciePerlPythonRisc-VSpiSynopsysSystemverilogUalinkUartUvmVerilog
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 11 Days AgoSaved
Easy Apply
In-Office
Bengaluru, KA
Easy Apply
Senior level
Senior level
Big Data • Information Technology
Lead digital design and RTL implementation for high-performance controller and bridge designs. Own block- and full-chip development (≤16nm) from architecture through GDS, ensure timing closure, lead IP integration, verify using UVM and Synopsys/Cadence flows, and manage pre- and post-silicon bring-up and debugging alongside cross-functional teams.
Top Skills: ArcArmAsicCadenceDmaGate-Level SimulationGdsI2CPciePerlPythonRtlSilicon Bring-UpSpiSynopsysSynthesisSystemverilogTiming ClosureUartUvmVerilog
Reposted 11 Days AgoSaved
Easy Apply
In-Office
Bengaluru, KA
Easy Apply
Senior level
Senior level
Artificial Intelligence • Hardware • Software
Technical lead responsible for hands-on ownership of critical sub-chip blocks, driving timing and PPA convergence, developing automation (Tcl/Python), ensuring sign-off (STA, EM/IR, PV), and mentoring a small PD team to meet tape-out milestones.
Top Skills: ApacheCadence InnovusCadence TempusCalibreCtsFevFloorplanningGdsiiPegasusPythonSoc ClockingStatic Timing Analysis (Sta)TclVclpVoltus
Reposted 12 Days AgoSaved
Easy Apply
In-Office
Bengaluru, KA
Easy Apply
Senior level
Senior level
Artificial Intelligence • Hardware • Software
Lead block-level physical implementation from synthesis and floorplan through CTS, routing, and sign-off. Optimize PPA via deep timing, power, and congestion analysis, automate flows with Tcl/Python, resolve DRC/LVS/IR/timing issues, and collaborate with RTL/DFT teams to left-shift constraints and ensure clean GDSII tape-outs.
Top Skills: Cadence InnovusCadence TempusCtsDrcEm/Ir AnalysisErcFloorplanningGdsiiLvsPlacementPower Performance Area (Ppa)PythonRoutingRtl-To-GdsiiStatic Timing Analysis (Sta)Tcl
Reposted 12 Days AgoSaved
Easy Apply
In-Office
Bengaluru, KA
Easy Apply
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Software
Lead full RTL-to-GDSII physical design for sub-5nm SoCs: own full flow, optimize PPA, build scalable push-button methodology, remove execution bottlenecks, and collaborate with RTL/Architecture/DFT/foundry/EDA teams.
Top Skills: Cadence InnovusEco MethodologyEuvFinfetGdsiiJoulesMulti-PatterningPdkPegasusPhysical Verification (Pv)Power Integrity (Pi)PythonStatic Timing Analysis (Sta)TclTempusVoltus
Reposted 13 Days AgoSaved
In-Office
Bengaluru, KA
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware
Lead SoC physical design including P&R, floorplanning, clocking, timing and power closure. Develop methodologies, run signoff flows (timing, power, EM/IR, PDV), collaborate with micro-architects for PPA tradeoffs, and drive tape-out readiness for deep-submicron (7nm or below) designs.
Top Skills: 7NmEm/IrH-TreePdvPerlPlace And RoutePower PlanningPythonSdcSynopsys Fusion CompilerSynopsys InnovusSynthesisSystemverilogTclTiming ClosureUnixVerilog
Reposted 14 Days AgoSaved
In-Office
Bengaluru, KA
Junior
Junior
Digital Media • Information Technology
Design and develop mechanical systems for enclosure structures and payload integration; perform FEA and simulations; produce CAD models, assemblies, and specifications; oversee fabrication, assembly, and testing; conduct design reviews and ensure compliance with space environmental standards.
Top Skills: CadCalculixFeaPrepomaxSiemens NxSolidworks
Reposted 16 Days AgoSaved
In-Office
Bengaluru, KA
Senior level
Senior level
Digital Media • Information Technology
Lead RTL Design Engineer for wireless baseband architecture, overseeing design teams, implementing RTL designs, and ensuring adherence to methodologies.
Top Skills: Axi4Axi4 LiteAxi4 StreamSystem VerilogVerilogXilinx Vivado
Reposted 16 Days AgoSaved
In-Office
Bengaluru, KA
Senior level
Senior level
Digital Media • Information Technology
Design and implement RTL blocks for wireless systems, perform synthesis on FPGAs, and collaborate with software and hardware teams.
Top Skills: Axi4FpgaGitRtlSystem VerilogVivado
Reposted 16 Days AgoSaved
In-Office
Bengaluru, KA
Junior
Junior
Automotive • Energy
The Hardware Design Engineer will design, develop, and test electronics circuits and systems, collaborating with teams for enhanced product performance.
Top Skills: Altium DesignerDspsMicrocontrollersPower Supplies
Reposted 16 Days AgoSaved
In-Office
Bengaluru, KA
Senior level
Senior level
Automotive • Energy
Design and develop control electronics for high power systems, leading all stages from specification to manufacturing while ensuring compliance with automotive safety standards.
Top Skills: Altium DesignerCircuit Simulation ToolsDspsMicrocontrollersPcb Layout ToolsPower Semiconductor Selection
Reposted 20 Days AgoSaved
Hybrid
Bengaluru, KA
Entry level
Entry level
Artificial Intelligence • Internet of Things
Design high-performance analog-to-digital and digital-to-analog converters, including circuits from specification to market introduction, while evaluating silicon and utilizing lab equipment.
Top Skills: CadenceHspiceSpectre
Reposted 20 Days AgoSaved
Hybrid
Bengaluru, KA
Senior level
Senior level
Artificial Intelligence • Internet of Things
The role involves high-performance analog and mixed-signal IC design, from specification to product introduction, requiring extensive experience in circuit design and lab evaluation.
Top Skills: AdcCadenceCmosDacHspiceMatlabSpectre
Reposted 20 Days AgoSaved
Hybrid
Bengaluru, KA
Senior level
Senior level
Artificial Intelligence • Internet of Things
Design and verify digital controllers for high-performance data converters, including coding in Verilog, behavioral modeling, and customer support.
Top Skills: Cadence EncounterCmosMatlabSystemverilogVerilog
All Filters
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account